• Apr 15, 2019 News!Papers published in Vol.8, No.1-No.4 have all received dois from Crossref.
  • Mar 21, 2019 News!Papers published in Vol.7, No.2-No.6 have all received dois from Crossref.
  • Mar 21, 2019 News!IJIEE Vol. 9, No. 1 issue has been published online!   [Click]
General Information
    • ISSN: 2010-3719
    • Frequency: Quarterly
    • DOI: 10.18178/IJIEE
    • Editor-in-Chief: Prof. Chandratilak De Silva Liyanage
    • Executive Editor: Jennifer Zeng
    • Abstracting/ Indexing : Google Scholar, Electronic Journals Library, Crossref and ProQuest, Ei (INSPEC, IET).
    • E-mail ijiee@ejournal.net
Editor-in-chief

 
University of Brunei Darussalam, Brunei Darussalam   
" It is a great honor to serve as the editor-in-chief of IJIEE. I'll work together with the editorial team. Hopefully, The value of IJIEE will be well recognized among the readers in the related field."

IJIEE 2018 Vol.8(3): 41-45 ISSN: 2010-3719
DOI: 10.18178/IJIEE.2018.8.3.692

Two-Port SRAM Cell with Improved Write Operation

Wen-Chieh Wu, Ming-Chuen Shiau, Chien-Cheng Yu, and Ching-Chih Tsai
Abstract—It is well known that in Static Random Access Memory (SRAM) cells configured with single-ended bit lines, whenever a write operation is performed, a write failure may occur. In particular, it is relatively difficult to write a logical ‘1’ to a cell if the cell currently stores a logical ‘0’. It is thus necessary to provide a method of resolving write failures in memory cells. In this paper, a novel seven-transistor (7T) two-port SRAM cell incorporating an assist circuit is proposed. Wherein, the assist circuit is used to deal with the memory cell failures. During a write operation, this circuit is activated to connect a diode-connected transistor to the source of the drive transistor located near to the write bit line. Accordingly, it can provide an efficient solution to the writing ‘1’ issue to improve write operations in this manner. Simulation results for the proposed cell design confirm that there is a conspicuous improvement over the conventional two-port SRAM cells, and fast writing also can be achieved.

Index Terms—Two-port, assist circuit, single-ended, static random access memory, read-write control circuit.

Wen-Chieh Wu is with the Department of Digital Media Design, Hwa Hsia University of Technology, New Taipei City, Taiwan.
Ming-Chuen Shiau is with the Department of Electrical Engineering, Hsiuping University of Science and Technology, Taichung City, Taiwan.
Chien-Cheng Yu is with the Department of Electronic Engineering, Hsiuping University of Science and Technology. He is currently working toward the Ph.D. degree at National Chung Hsing University, Taichung City, Taiwan (corresponding author e-mail: jenkenyu@gmail.com).
Ching-Chih Tsai is with the Department of Electrical Engineering, National Chung Hsing University, Taichung City, Taiwan.

[PDF]

Cite:Wen-Chieh Wu, Ming-Chuen Shiau, Chien-Cheng Yu, and Ching-Chih Tsai, "Two-Port SRAM Cell with Improved Write Operation," International Journal of Information and Electronics Engineering vol. 8, no. 3, pp. 41-45, 2018.

Copyright © 2008-2019. International Journal of Information and Electronics Engineering. All rights reserved.
E-mail: ijiee@ejournal.net