

# Bandpass Continuous-Time Delta-Sigma Modulator for Wireless Receiver IC

Huey Jen Lim, Simon Sheung Yan Ng and Minkyu Je

**Abstract**—Bandpass ADC is well known to be adopted in the narrowband receiver design in order to reduce the system complexity, increase integration and improve performance by digitizing the bandpass signal directly without prior conversion to baseband. A fully differential feedforward fourth-order continuous-time bandpass delta-sigma modulator is presented. The proposed single-bit modulator can receive 172.8kHz IF signals by using an oversampling clock frequency of 5.53MHz with an OSR of 128. Simulated result showing that dynamic range of 78dB within bandwidth of 21.6kHz is achieved and the current consumption is around 1.2mA at 1.5V power supply. The design had been implemented in 0.13 $\mu$ m 1P6M CMOS process with MIM capacitors.

**Index Terms**—Analog-to-digital conversion, bandpass delta-sigma modulator, continuous-time

## I. INTRODUCTION

In the telecommunication system nowadays, designing of multi-standard receivers is the trend which can handle variety of modulation formats. Also, due to the limited resources in broadcast bandwidth, bandwidth-efficient modulation scheme is getting more and more popular and this has limited the bandwidth allocated for each communication channel. Thus, performing analog-to-digital conversion early in the receiver chain become imminent so as to move as much of the signal processing burden from the analog domain to the digital domain as possible. This results in robust radiofrequency receivers with high degree of programmability and adaptability to a number of standard specifications [1].

Conversion of narrowband analog signals thus is found in most telecommunications system nowadays including cellular telephony, radio and television. Bandpass delta-sigma modulators are very suitable for the implementation of ADCs in such systems. A bandpass ADC concentrates its conversion effort on the band of interest only, and can therefore be more efficient than an ADC which digitizes the entire band from dc to the IF. This characteristic offers advantage to the whole system in terms of lower power consumption to obtain a given dynamic range. Besides, by using the bandpass approach could keep the signal band away from dc and preserves the spectral separation between the signal of interest and various low-frequency noise sources and distortion components such as  $1/f$  noise and even order

inter-modulation products.

## II. SYSTEM ARCHITECTURE

Bandpass delta-sigma modulators are a particular class of delta-sigma modulators that place the zeroes of noise transfer function,  $NTF(f)$  in a given bandwidth around an intermediate frequency (IF) location, usually named as center frequency,  $f_c$ . The quantization noise is thus suppressed around the center frequency [2]. Continuous-time delta-sigma modulators could operate at higher clock frequencies and/or consume less power compare with its discrete-time counterpart. The block diagram of a continuous-time delta sigma modulator is as shown in Fig. 1. A loop-filter  $H(s)$  provides a noise-shaping function for the analog input signal before it is sampled and quantized by an ADC. The digital output signal is then converted back to analog signal by a DAC and feedback to the input for subtraction to form a close-loop operation. The continuous-time delta sigma modulation has intrinsic anti-alias filtering function. The input signal is sampled after being filtered through the continuous-time loop filter, significant suppression at aliasing frequencies can be obtained. Besides, since the sampler,  $f_s$  is placed inside the noise-shaping loop, any sampling error, together with quantization noise, is significantly suppressed by the high gain of the loop filter in the bandwidth of interest.




Fig. 1. Block diagram of continuous-time delta-sigma modulator.

Among the topologies used to implement the delta-sigma modulator, *chain of integrators with weighted feedforward summation* (CIFF) is a well known single-loop topology for low-voltage design due to its reduced output swing characteristics. Fig. 2 shows the architecture block diagram of the proposed fourth order bandpass continuous-time delta-sigma modulator. There are four integrators inside the topology to realize the fourth order system. Two local resonators are formed by the local feedback paths of  $g1$  and  $g2$ . These two local resonators place two zeroes around the center frequency,  $f_c$  and create the noise shaping function for the bandpass delta-sigma modulator. A half clock delayed of the output signal is fed back to the input of last integrator to compensate the excess loop delay issue which is inherent of a

Manuscript received June 1, 2012; revised August 27, 2012.

This work was supported in part by Cubic Micro, Inc. and Nagano Japan Radio Co., Ltd.

The authors are with Institute of Microelectronics, A\*STAR, Singapore 117685 (e-mail: limhj@ime.a-star.edu.sg, ngsys@ime.a-star.edu.sg, jemk@ime.a-star.edu.sg).

continuous-time delta-sigma modulator [3].




Fig. 2. Proposed system architecture for bandpass delta-sigma modulator




Fig. 3. Circuit implementation for the fully differential continuous-time bandpass delta-sigma modulator.

### III. CIRCUIT IMPLEMENTATION

A circuit topology called *chain of integrators with weighted capacitive feedforward summation (CICFF)* is adopted to implement this design. The topology could eliminate the feedforward summation amplifier at the output of the filter and hence no additional power in the feedforward branches is consumed. All the feedforward summations are capacitive coupled to the last integrator and this design to achieve low voltage and low power consumption [4]. Among the practical continuous-time integrator structures, the active-RC integrator is chosen in the implementation because of its advantages of better linearity and large signal swing. All building blocks of the loop filter are implemented fully differentially. The feedforward coefficients  $a1$  to  $a3$  are realised as the ratios of the feedforward capacitances  $C_{ff1} \sim C_{ff3}$  to integration capacitance  $C_4$ . The feedforward coefficient  $a4$  is merged into the last integrator stage during the implementation. The feedforward capacitor  $C_{ff3}$  is moved to the previous integrator stage formed by OP3 to avoid the damping of the second local resonator [5]. The RC coefficients of  $b_i$ ,  $c_i$  and  $g_i$  are defined by the resistors  $R_i$  and capacitors  $C_i$  of the respective integrating stages. A detail

circuit implementation of the modulator is shown in Fig. 3.

Four fully differential folded-cascode OTAs are used and configured as four integrators in the loop-filter design. The values of the integrating capacitors  $C_1 \sim C_4$  are carefully chosen to be bigger than the input and output capacitance of the OTA. Two local resonators that form by  $R_{f1}$  and  $R_{f2}$  added two zeros into the system near the centre frequency and suppress the noise in the specified bandwidth. A one-bit comparator is used to quantize the output of the last integrator and the digital output is directly feedback for subtraction. A D flip-flop with clk input is used to create half clock delayed of the digital output data. This signal is then passed to a multiplexer to choose the corresponding reference voltage  $v_{refh}$  of  $v_{refl}$  and fed back to the last stage of the integrator, which form the excess loop delay compensation circuit.

### IV. SIMULATION RESULTS

The simulated output power spectrum plot (32768 bins from 0 to sampling frequency) with 179.1kHz ( $0.5V_{pk-pk}$ ) input signal for the delta-sigma modulator is depicted in Fig. 4(a). A zoom-in-view to the narrow bandwidth of interest around the center frequency,  $f_c$  of the output power spectrum

is shown in Fig. 4(b).




Fig. 4. (a) Simulated power spectrum density (32768-point FFT) plot with 179.1 kHz (0.5V<sub>pk-pk</sub>) input signal, (b) A zoom-in view.

TABLE I: PERFORMANCE SUMMARY

System Specifications Bandpass Continuous-time $\Sigma\Delta$ ADC	Value
Process Technology	0.13 $\mu$ m, 1P6M, CMOS
Center Frequency (IF frequency)	172.8kHz
Bandpass filter bandwidth	21.6kHz
Oversampling frequency	5.5296MHz
Oversampling Ratio	128
Order, Bit	4 <sup>th</sup> , 1-bit
Dynamic Range	78dB
Power Consumption	1.2mA @ 1.5V
Silicon Area	830 $\mu$ m x 780 $\mu$ m

The spectrum shown in green is the bandwidth of interest while the input testing signal is shown in blue. The red portions are the unwanted signal and will be filtered off by the decimation filter. The desired noise shaping characteristic around the center frequency,  $f_c$  can be clearly seen from the figure. The noise level at the bandwidth of interest is suppressed and this has greatly improved the signal-to-noise ratio of the system. Dynamic range of 78dB could be achieved during the simulation.

## V. CONCLUSION

In this paper, a fully differential feedforward fourth-order continuous-time bandpass delta-sigma modulator achieving a

dynamic range of 78dB is presented. The narrowband modulator has been implemented in 0.13 $\mu$ m 1P6M CMOS process. The performance summary of the design is shown in Table I. The layout of the design is shown in Fig. 5 with the die area of 830  $\mu$ m x 780 $\mu$ m.




Fig. 5. Layout for the fully differential continuous-time bandpass delta-sigma modulator

## ACKNOWLEDGMENT

The authors would like to thank Mr. Kumarasamy Raja Muthusamy for proof-reading this article and Ms. Josephine Jesalva Fernandez for layout support. The authors would also like to acknowledge Mr. Yoshihiko Tezuka from Nagano Japan Radio Co., Ltd., Japan and Mr. Atsushi Tamura from Cubic Micro KK, Japan for the technical discussions.

## REFERENCES

- [1] R. Schreier and G. C. Temes, *Understanding Delta-Sigma Converters*, New York: IEEE Press, 2005.
- [2] J. M. D. L. Rosa, "Sigma-delta modulators: tutorial overview, design guide, and state-of-the-art survey," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 1, Jan. 2011.
- [3] S. Yan and E. S. Sinencio, "A continuous-time  $\Sigma\Delta$  modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, Jan. 2004.
- [4] S.B. Kim, S. Joeres, R. Wunderlich, and S. Heinen, "A 2.7mW, 90.3 dB DR continuous-time quadrature bandpass sigma-delta modulator for GSM/EDGE low-IF receiver in 0.25 $\mu$ m CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 3, Mar. 2009.
- [5] M. Schimper, L. Dorrer, E. Riccio and G. Panov, "A 3mV continuous-time  $\Sigma\Delta$ -modulator for EDGE/GSM with high adjacent channel tolerance," *Proceeding of 30<sup>th</sup> ESSCIRC*, p.g. 183-186, 2004.



**Huey Jen Lim** received the B.S. degree in electrical and electronics engineering from Nanyang Technological University, Singapore in 1997 and the M.S. degree in electrical engineering from National Cheng Kung University, Tainan, Taiwan in 2008. Since 2008 he has been with Institute of Microelectronics (IME), Agency for Science, Technology and Research (A\*STAR), Singapore, and is currently working as a Research Engineer in the Analog & Mixed-Signal IC

group in the Integrated Circuits and Systems Laboratory. Since he joined IME, he has worked on power management design for various projects including a low-power 3D accelerometer ASIC for high-end medical motion sensing applications and micro-mirror MEMS control ASIC for consumer electronics. He has also in-charge of sigma-delta A/D converter design for various industry projects. His main research areas are low-power analog & mixed-signal circuits and systems



**Simon Sheung Yan Ng** received a B.S. with Cum Laude Honor, M.S. and Ph.D. degrees in Electrical and Computer Engineering from the Ohio State University, Columbus Ohio, in 2005, 2006 and 2009 respectively. During 2006-2008, he joined Firstpass Technologies as a mixed-signal circuit designer to design transceivers for handheld devices targeting various wireless standards. In 2008, he joined Freescale as an intern and performed research on asynchronous sigma-delta ADC targeting 4G wireless standard. Since 2010, he has been working with Institute of Microelectronics, ASTAR, Singapore, as a Senior Research Engineer. His recent researches focus on the development of ultra-miniaturized ASIC for different biomedical applications.



**Minkyu Je** received the M.S. and Ph.D. degrees, both in electrical engineering and computer science, from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1998 and 2003, respectively. In 2003, he joined Samsung Electronics, Giheung, Korea, as a Senior Engineer and worked on multi-mode multi-band RF transceiver SoCs for GSM/GPRS/EDGE/WCDMA standards.

Since 2006 he has been with Institute of Microelectronics (IME), Agency for Science, Technology and Research (A\*STAR), Singapore, and is currently working as a Member of Technical Staff and leading the Biomedical IC group and Analog & Mixed-Signal IC group in the Integrated Circuits and Systems Laboratory. Since he joined IME, he has led various projects developing a low-power 3D accelerometer ASIC for high-end medical motion sensing applications, a readout ASIC for nanowire biosensor arrays detecting DNA/RNA and protein biomarkers for point-of-care diagnostics, an ultra-low-power sensor node SoC for continuous real-time wireless health monitoring, a wireless implantable sensor ASIC for medical devices, and MEMS interface & control SoCs for consumer electronics. His main research areas are low-power analog & mixed-signal circuits and systems interfacing with Bio and MEMS sensors, circuit design and multi-functional system integration with novel nano-devices, and wireless telemetry circuits and systems for biomedical applications.

He is also a Program Manager of NeuroDevices Program under A\*STAR Science and Engineering Research Council (SERC) and an Adjunct Assistant Professor in the Department of Electrical and Computer Engineering at National University of Singapore (NUS). He currently serves on the Technical Program Committee of the IEEE International Solid-State Circuits Conference (ISSCC).