Experimental Measurement and Comparison of Common Mode Voltage, Shaft Voltage and the Bearing Current in Two-level and Multilevel Inverter Fed Induction Motor

B. Muralidhara *Member, IACSIT,* A. Ramachandran, R. Srinivasan, and M. Channa Reddy

***Abstract*—It is known that by using the inverter to generate three phase AC supply from a single DC source it introduces common mode (CM) voltage at the stator star point of the IM with respect to general ground (gnd). In addition high frequency switching noise pulses will be induced due to the fast switching of the inverter devices at the IM supply lines. This CM voltage and high frequency switching noise pulses are harmful and will be responsible for the flow of current through the bearing to the general gnd and also creates electromagnetic interference (EMI) problems respectively. The flow of bearing current leads to premature bearing failures and the EMI affects the communication and measuring systems / circuits. The influence of different parameters of a variable speed drive system on the phenomena of inverter-induced bearing currents has been studied earlier under exactly the same conditions on inverter-operated A.C motor. Detailed modeling may not always be possible with practical Applications in the field, where many parameters might be unknown. Therefore, this paper presents experimental methods of measurement of the common mode voltage,shaft voltage and bearing current for a modified 3- phase squirrel cage induction motor (IM) connected to an neutral point clamped (NPC) inverter bridge. Experiments have been carried out on 2-level and multi-level inverter fed IM drives using space vector modulation (SVM) scheme. Microcontroller was used to generate SVM pulses along with other associated electronic interface circuits to operate the inverter bridges. Necessary converter circuits were fabricated and tested for giving the proper DC voltage supply voltage to the inverter bridge. Standard current probe, LISN and high frequency 4-channel Digital Signal Oscilloscope (DSO) with differential probes and were used to measure the shaft voltage, bearing current& other parameters. 4 Channel Mixed Signal Oscilloscope (MSO) was used to record the digital signals from the µcontroller. As per Federal Communications Commission (FCC) and Special Committee on Radio Interference (CISPR) standard, graphs were plotted showing Frequency vs Common mode voltage,shaft voltage in dBµV and the bearing current in dBµA using the signal analysis software.**

***Index Terms*—CM voltage, shaft voltage, bearing current, SVM scheme, 2-level inverter, multilevel inverter, induction motor.**

I. Introduction

The phenomena of bearing currents in adjustable speed drive systems using Converter-Inverter is due to the existence Of Common Mode (CM) voltage and also by fast switching ON and OFF of power electronic devices used in inverters have been reported for almost a decade [1]–[8]. Shaft voltages and their resulting currents were recognized by Alger in the 1920's. The asymmetrical flux, through the arbour line loop (the shaft loop), induces CM voltage. In 1996, Chen and Erdman identified the capacitive CM voltage between stator and rotor due to a switch-mode variable speed motor drive. Since 2000, the number of papers dealing with capacitive electrical discharge machining (EDM) and its consequence (the lifetime reduction of bearing/bearing failure) has increased. Annette Muetze et al. [8] reports that the high-frequency (HF) components of the common mode voltage interact with capacitances of the motor that are not of influence at line operation, thereby possibly generating inverter-induced bearing currents. The induced bearing currents can be from influence of CM voltage on the shaft, the ground currents due to CM voltage and the capacitance between stator and rotor windings with high dv/dt at the input to the IM terminals [9]–[11]. D. Busse, J. Erdman, R. Kerkman, D. Schlegel, and G. Skibinski [12] have explained about the characteristics of shaft voltage induced in the IM due to converter-inverter adjustable speed drive system. All motors have some level of shaft voltage. Above a certain level, shaft voltage is a failure indicator of the Bearing.

Manuscript received November 3, 2011; revised November 25 2011.

B. Muralidhara is with the Electrical and Electronics engineering Department, BMS Institute of Technology, Yelahanka, Bangalore- 560064, and India. (e-mail: muralimunny07@ yahoo.co.in).

A. Ramachandran, R. Srinivasan, and M. Channa Reddy are with the Electronics and communication Engineering Department, Vemana Institute of Technology, Koramangala, Bangalore-560034, India (e-mail: arama1947@yahoo.co.in).

II. Common Mode Voltage in Inverter Driven Ac Machine

A. Common Mode Voltage

In a three –phase AC system, the common-mode voltage can be defined as the voltage difference between the power source and the neutral point of a three-phase load. If the load is an AC motor, the neutral point of the load means the stator neutral of the motor. It is important to define the common-mode voltage in mathematical terms in order to compare its characteristics among different types of source and load combinations.

In three-phase AC loads, the phase to ground voltages (V_a-G, V_b-G and Vc-G) can be written as the sum of the voltages to the neutral point of the load and the neutral point of the load to system ground (V_N-G). As per the definition, the common mode voltage is the voltage across the neutral point of the load and the system ground. Since in a balanced system, the sum of all three phase-to-neutral voltages is zero, the voltage from the neutral to ground (common-mode voltage) can be defined in terms of phase to ground voltage as shown below.

$$V_{a-G} = V_{a-N} + V_{N-G}$$
$$V_{b-G} = V_{b-N} + V_{N-G}$$

and

$$V_{c-G} = V_{c-N} + V_{N-G}$$

$V_{a-N} + V_{b-N} + V_{c-N} = 0$ (in balanced three phase AC loads)

From above,

$$V_{N-G} = \frac{V_{a-G} + V_{b-G} + V_{c-G}}{3} \quad (1)$$

In equation (1), it is assumed that the load is balanced so that the sum of all three phase-to-neutral voltages is Zero ($\sum Va,b,c\text{-}N$=0).If the source voltage is assumed to be balanced and ideal, then the sum of all three phase-to-ground voltages is zero ($\sum Va,b,c\text{-}G$=0).In that case, V_N-G will be zero from equation (1).However, in the case of an inverter-driven AC machine, there exists a common-mode voltage because the voltage sources inverter does not constitute an ideal balanced source. Fig.1 shows a typical 2-level voltage source inverter-fed AC machine.

In an inverter-driven system, the common mode voltage (V_{COM} or V_N-G) can also be defined as the voltage across the stator neutral (N) and the DC bus mid-point (M) because from a high-frequency viewpoint, the DC bus mid-point (M) is same as the electrical ground (G) of the system. Using this definition, the common-mode voltage can be redefined as shown in equation (2). This definition would then be valid for 3-level inverters as well.

$$V_{com} = V_{N-G} \approx V_{N-M} = \frac{V_{U-M} + V_{V-M} + V_{W-M}}{3} \quad (2)$$



Fig. 1. Two level inverter driven AC motor.

In equation (2), it should be noted that the source voltage nomenclature has been changed from $V_{a,b,c}$-G to $V_{u,v,w}$-M to reflect the fact that the source now is the voltage source inverter. The common mode current (i_{com}) is defined as the instantaneous sum-total of all the currents flowing through the output conductors. Stray capacitances of the motor cable and inside the motor are the paths of this current, and a source of EMI noise problems.

Generally PWM inverter gives the two levels of output voltages which are not closer to sinusoidal. In order to minimize the CM voltage and to achieve the high quality output voltage which is closer to sinusoidal and also to get lower %THD, multilevel inverter topologies are preferred.

B. Multi-level Inverter

Several multilevel inverter topologies and modulation technologies have been developed and applied to high power and high voltage systems. The main motivation for multilevel inverter topologies is the reduction of voltage stress on the semi conductor devices used in the inverter bridge and the generation of high quality output voltages. These benefits have attracted a tremendous interest in the industries. For high voltage high power applications where high voltage rating semi conductors are not available the multilevel VSI topologies are the good alternatives. The most popular multilevel inverter topology starts with 3-level inverter. The number of voltage vectors in 3-level three phase inverter is 27 ($\boldsymbol{m^p}$ where **"*m*"** is the level and **"*p*"** is the no. of phases) and for 5- level inverter it is **125** and so on.

Presently there are three kinds of multilevel inverters: (1) Neutral Point Clamped inverter (NPC) (2) Flying Capacitor inverter and (3) Cascaded inverter. The proposed work investigates the experimental evaluation of 2-level, Multi-level (3-level , 5-level) inverters for the speed control of induction motor, identification, measurement of CM voltage, shaft voltage and the bearing current using Space Vector Modulation (SVM) method. The inverter is built using the MOSFET devices, DC link capacitors and the clamping diodes. For the proposed work Neutral point clamped (NPC) multi level inverter structure is used. In multilevel voltage source inverters, SVM methodologies have the advantages of increased inverter output voltage when compared to sine triangle pulse width modulation (SPWM) method. One of the most important advantages of the SVM is that the gating signal of the power devices can be easily programmed using Microcontrollers/digital signal processor (DSP). Also, SVM offers improved dc bus utilization, reduced commutation losses and lower total harmonic distortion.

C. Space Vector Modulation

In 2- level and multilevel inverters using SVM methodologies, identifies each switching state as a point in complex ($\propto,\beta$) plane. Then a reference vector rotating in ($\propto,\beta$) plane at the fundamental frequency is sampled within each switching period, and the nearest three inverter switching states are selected with duty cycles calculated to achieve the same volt-second average as the sampled reference vector. This directly controls the inverter line-to-line voltages, and implicitly develops the phase leg voltages.

III. EXPERIMENTAL RESULTS



Fig. 2. Micro-controller output for 2- level inverter



Fig. 3. Gating signal generation (switching pattern) for 3-level inverter



Fig. 4. Gating signals of μ-controller output for NPC 5-Level NPC inverter(only for top side devices).



Fig. 5. DSO recorded waveforms(2-level Inverter)

Ch 1: 200 : 1 Star point of IM to Gnd.

Ch 2: 200 : 1 Line voltage to IM.

Ch 3: 20 : 1 Vector sum of Ph current in terms of voltage.

Ch 4 1 : 1 Ph current in terms of voltage.



Fig. 6. DSO recorded waveforms(2-level inverter)
Ch 1: 200 : 1 Phase voltage to IM.
Ch 2: 200 : 1 Line voltage to IM.
Ch 3: 20 : 1 Vector sum of current in terms of voltage.
Ch 4: 1 : 1 One phase current in terms of voltage.



Fig. 7. DSO Recorded waveform. (3-level inverter)
Ch.1.200 : 1 Phase voltage.(2v/Div)
Ch 2: 200 : 1 common mode voltage (1v/Div)
Ch 3: 1 : 1 Bearing current using the current probe



Fig. 8. DSO recorded waveform.(3-level inverter)
Ch 1: 200 : 1 Phase voltage
Ch 2: 200 : 1 Line voltage Ch3: 1: 1 Vector sum of ph. current
Ch 4: 200 : 1 Common mode voltage



Fig. 9, DSO Recorded waveform (5-level NPC Inverter)
Ch 1: 200 : 1 Phase voltage (2V/div)
Ch 2: 200 : 1 CM voltage (1V/div)
Ch 3: 200 : 1 Shaft voltage(1V/div)



Fig. 10. DSO Recorded waveform (5-level NPC inverter)
Ch 1: 200 : 1 Phase Voltage
Ch 2: 200 : 1 Line Voltage
Ch 3: 1 : 1 Sum of Ph. Current in terms of voltage
Ch 4: 200 : 1 CM voltage



Fig. 11. FFT of Common mode voltage of IM. (20msec/Div,2-level inverter)



Fig. 12. FFT of CM voltage of IM (3-level inverter)