DDCC-Based Tunable Voltage-Mode Multifunction Biquadrates Filter

Hua-Pin Chen, San-Fu Wang, and Yu-Ling Chang

Abstract—In this paper, a new tunable voltage-mode multifunction biquadratic filter employing two differential difference current conveyors (DDCCs) and all grounded passive elements is presented. The proposed biquadratic filter can realize highpass, bandpass and lowpass filter responses, simultaneously. The circuit offers the following advantages: (i) using grounded capacitors attractive for integration and absorbing shunt parasitic capacitances, (ii) using grounded resistors at X terminals of DDCCs suitable for the variations of filter parameters and absorbing series parasitic resistances at X terminal of DDCCs, (iii) high input impedance good for filter parameters and absorbing series parasitic resistances at X terminals of DDCCs, (iv) no need to change the filter topology, (v) no need to component-matching conditions, (vi) orthogonal cascadability, (vii) low active and passive sensitivity performances. HSPICE simulation results using TSMC 0.18µm 1P6M CMOS process technology and ±0.9V supply voltages validate the theoretical predictions.

Index Terms—Active filters, voltage-mode, analog electronics, DDCC.

I. INTRODUCTION

At present there is a growing interest in designing analogue current-mode signal-processing circuits. In these circuits the current rather than the voltage is used as the active variable either throughout the whole circuit or only in certain critical areas [1]. The use of current-mode active devices has many other advantages such as larger dynamic, higher bandwidth, greater linearity, simple circuitry and low power consumption compared to that of voltage-mode counterparts for example operational amplifiers [1]. Filters are widely used in many communications, signal processing, automatic control, and instrumentation systems. For examples, two system block diagrams of the receiver/transmitter part of a global system for mobiles (GSM) cellular telephone and crossover network used in a three-way high-fidelity loudspeaker are introduced in [2], [3].

As a current-mode active device, the differential difference current conveyor (DDCC) has the advantages of both the second generation current conveyor (such as large signal bandwidth, great linearity, wide dynamic range) and the differential difference amplifier (such as high input impedance and arithmetic operation capability) [4]. Since the addition and subtraction operations of voltage-mode signals need the realization, respectively. The DDCC becomes very attractive to be used in the design of voltage-mode filters. This is due to the fact that the addition and subtraction operations for voltage signals can be performed easily by DDCC [4]-[11] Voltage-mode active filters with high-input impedance are of great interest because several cells of this kind can be directly connected for implementing higher order filters [7]-[15]. In 2003, Chang and Chen proposed a universal voltage-mode filter with three inputs and a single output [6]. The circuit can realize all five different generic filtering responses but only highpass (HP) and bandpass (BP) responses have the advantage of high input impedance. In 2004, Horng et al. proposed a multifunction filter with a single input and three outputs [7]. The circuit can realize HP, BP and lowpass (LP) responses, simultaneously. However, it suffers from orthogonal tunable of the resonance angular frequency $\omega_0$ and quality factor $Q$. In 2005, Ibrahim et al. proposed two single DDCC biquads with high input impedance and minimum number of passive elements [8]. The HP, BP or LP filter responses cannot be realized in the same configuration. In 2007, Chiu and Horng proposed a universal voltage-mode filter with three inputs and a single output [9]. The circuit has high-input and low-output impedances advantages but it uses three plus-type DDCCs. In the same year, Chen proposed a universal voltage-mode filter based on two plus-type DDCCs [10]. The proposed configuration suffers from high-input impedance. In 2010, Chen proposed another multifunction voltage-mode filter with single input and four outputs [11]. The circuit can realize inverting HP, inverting BP, non-inverting LP and non-inverting BP filtering functions, simultaneously. However, it suffers from orthogonal tunable of the resonance angular frequency $\omega_0$ and quality factor $Q$. The biquadratic filters simultaneously realizing the LP, BP and HP filtering functions have received considerable attention and finds its applications in phase locked loop FM stereo demodulators, and crossover networks used in three-way high fidelity loudspeakers [3]. Fig. 1 shows the filter application in a three-way high-fidelity loudspeaker crossover network [3].

![Fig. 1. The three-way high-fidelity loudspeaker crossover network [3]](image)

In this paper, a new voltage-mode multifunction biquadratic circuit with single input and five outputs is presented. The proposed configuration employs two DDCCs, two grounded capacitors and three grounded resistors. The biquadratic filter needs neither an inverting-type voltage
input signal nor any critical component-matching conditions to realize LP, BP and HP responses, simultaneously. The input of the circuit exhibits high input impedance so that the synthesized filter can be cascaded without additional buffers. It permits orthogonal tunability of the resonance angular frequency $\omega_o$ and quality factor $Q$, and enjoys low active and passive sensitivity performances. Moreover, it should be mentioned that all of the grounded resistors in the proposed filter can be replaced by electronic resistors [16] to obtain electronic tunability.

$$\text{Fig. 2. Block diagram of the proposed filtering circuit.}$$

The summer circuit of the biquadratic filter can be transformed into a proportional gain block, a summer and a voltage inverter.

$$\text{Fig. 3. The proposed tunable voltage-mode multifunction biquadratic filter.}$$

### II. CIRCUIT DESCRIPTION

The block diagram representing the implementation of the single input and five outputs filtering circuit is shown in Fig. 2. The configuration consists of two lossless integrators, a proportional gain block, a summer and a voltage inverter. The summer circuit of the biquadratic filter can be transformed into a proportional gain block, a summer and a voltage inverter. The implementation of the high-input impedance voltage-mode DDCC consists of two lossless integrators, a proportional gain block, a summer and a voltage inverter.

From (1), the following five output voltages can be derived as

$$V_{o1} = \frac{-1}{s^2 C_1 C_2 R_1 R_2 + s C_1 R_1 + 1}$$

$$V_{o2} = \frac{s C_1 R_1}{s^2 C_1 C_2 R_1 R_2 + s C_1 R_1 + 1}$$

$$V_{o3} = \frac{s C_1 R_1}{s^2 C_1 C_2 R_1 R_2 + s C_1 R_1 + 1}$$

$$V_{o4} = \frac{s^2 C_1 C_2 R_2}{s^2 C_1 C_2 R_1 R_2 + s C_1 R_1 + 1}$$

$$V_{o5} = \frac{V_{in}}{-s C_1 R_1}$$

Thus, we can obtain an inverting LP, a non-inverting BP and an inverting BP filter responses at the output voltages, $V_{o1}$, $V_{o2}$, $V_{o3}$, $V_{o4}$, and $V_{o5}$ respectively. Because the input voltage signal is connected directly to the port $X_1$ of the dual-output DDCC(2) and input current to the port $X_2$ is zero, the circuit can be replaced by electronic resistors $R_1$ and/or $R_2$ and $R_3$, in that order. Also, the passive $\omega_o$ and $Q$ sensitivities are equal to or smaller than unity.

### III. EFFECT OF NON-IDEALITIES

Taking the non-idealities from frequency dependence of internal voltage and current transfers of the dual-output DDCC into account, the relationship of the terminal voltages and currents can be rewritten as

$$V_X = \beta_1(s)V_{11} - \beta_2(s)V_{12} + \beta_3(s)V_{13}, \quad I_{21} = \alpha_1(s)I_{11}$$

$$I_{22} = -\alpha_2(s)I_X, \quad \text{where } \alpha_m(s) \text{ and } \beta_n(s) \text{ represent the frequency transfers of the internal current and voltage followers of the dual-output DDCC.}$$

$$\text{Fig. 3. The proposed tunable voltage-mode multifunction biquadratic filter.}$$

$$\text{Fig. 2. Block diagram of the proposed filtering circuit.}$$

$$\text{International Journal of Information and Electronics Engineering, Vol. 2, No. 1, January 2012}$$

$$\begin{bmatrix}
-1 & 0 & 0 & 0 & 0 \\
-1 & 0 & 0 & 0 & 0 \\
0 & -1 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 & 1 \\
\end{bmatrix} \begin{bmatrix} V_{in} \\ V_{in} \\ V_{in} \\ V_{in} \\ V_{in} \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 1 \\ 0 \end{bmatrix}$$

where $G_1 = \frac{1}{R_1}$, $G_2 = \frac{1}{R_2}$ and $G_3 = \frac{1}{R_3}$.

$$\omega_o = \frac{1}{\sqrt{R_1 R_2 C_1}}$$

$$Q = \frac{1}{R_3 \sqrt{C_1}}$$

From (7) and (8), it can be seen that the parameter $Q$ of the proposed filter can be varied without changing the pole frequency, but not vice versa. Thus the $\omega_o$ and $Q$ can be properly orthogonal tunability by $R_1$ and/or $R_2$ and $R_3$, in that order. Also, the passive $\omega_o$ and $Q$ sensitivities are equal to or smaller than unity.
\[ \beta_n(s) = \frac{\beta_n}{s + \frac{1}{2\pi \beta_n}}, \text{ for } n=a, b, c \]  

(10)

In which \( \alpha_n = 0.9999, f_{\alpha_n} = 598.4\text{MHz} \), \( \beta_n = 0.9994, f_{\beta_n} = 529.2\text{MHz} \), \( \beta_n = 1.000, f_{\beta_n} = 588.84\text{MHz} \), \( \beta_n = 1.000, f_{\beta_n} = 605.86\text{MHz} \), \( \beta_n = 574.32\text{MHz} \) and using TSMC 018um 1P6M CMOS process technology HSpice simulation with the parameters of lever 49 is performed. Equations (9) and (10), the pole frequencies \( f_{\alpha_m} (m=a, b) \) and \( f_{\beta_m} (n=a, b, c) \) depend on the technological parameters and ideally approach infinity. The operation frequency of the presented filter can be defined as 

\[ f \ll \min\{f_{\alpha_n}, f_{\beta_n}\} \]

In addition, the dc gain \( \alpha_n \) and \( \beta_n \) are ideally equal to unity and can be expressed as 

\[ \alpha_n(s) = 1 - \epsilon_n, \quad \beta_n(s) = 1 - \epsilon_n, \]  

where \( \epsilon_n \) is the current tracking errors and the voltage tracking errors of the dual-output DDCC, respectively. Taking into account the non-idealities, Equations (2) to (6) have been rewritten as follows.

\[ V_{in} = -\alpha_n \alpha_{a_b} \beta_{a_b} \]  

(11)

\[ V_{in} = s' C_r C_r R_2 + \alpha_n \alpha_{a_b} \beta_{a_b} \]  

(12)

\[ V_{in} = s' C_r C_r R_2 + \alpha_n \alpha_{a_b} \beta_{a_b} \]  

(13)

\[ V_{in} = s' C_r C_r R_2 + \alpha_n \alpha_{a_b} \beta_{a_b} \]  

(14)

\[ V_{in} = s' C_r C_r R_2 + \alpha_n \alpha_{a_b} \beta_{a_b} \]  

(15)

The denominator polynomial of the transfer functions of the proposed filter can be rewritten as

\[ D(s) = s^2 C_r C_r R_2 + \alpha_n \alpha_{a_b} \beta_{a_b} \]  

(16)

The non-ideal resonance angular frequency \( \omega_0 \) and quality factor \( Q \) are obtained by

\[ \omega_0 = \frac{\alpha_n \alpha_{a_b} \beta_{a_b}}{R_r C_r} \]  

(17)

\[ Q = \frac{1}{\alpha_n \beta_{a_b} R_r} \]  

(18)

A sensitivity study forms an important index of the performance of any active network. The formal definition of sensitivity is

\[ S^p = \frac{x}{F} \frac{dF}{dx} \]  

(19)

where \( F \) represents one of \( \omega_0, Q \), and \( x \) represents any of the passive elements or the active parameters. Based on the sensitivity expression, the active and passive sensitivities of the proposed circuit shown in Fig. 3 are given as

\[ S_{\alpha_{a_b} \beta_{a_b}} = \frac{1}{2} \]  

(20)

\[ S_{\alpha_{a_b} \beta_{a_b}} = \frac{1}{2} \]  

(21)

From the above it can be realized that even under non-ideal current and voltage gains of the dual-output DDCCs the active and passive sensitivities remain less than or equal to one in magnitude.

Fig. 4. Block diagram of DDCC symbol along with its parasitic elements.

IV. PARASITIC IMPEDANCE EFFECTS

The former equations from (2) to (6) have been obtained by considering ideal description of dual-output DDCCs, all the three Y terminals exhibit an infinite input resistance. The port X exhibits zero input resistance and the ports Z show an infinite output resistance. Practically when implementing the active element using transistors, these resistances assume some finite value depending upon the device parameters. Similarly, the high frequency effects also need to be accounted for by assuming capacitances at these ports. The non-ideal dual-output DDCC symbol showing various parasitic is shown in Fig. 4. It is shown that the port X exhibits of low value parasitic serial resistance \( R_x \), the ports Y exhibit of high value parasitic resistance \( R_y \) in parallel with low value capacitance \( C_y \) and the ports Z exhibit of high value parasitic resistance \( R_z \) in parallel with low value capacitance \( C_z \). It is to be noted that the proposed circuit employs resistors at X terminals of the dual-output DDCCs, hence most of the parasitics \( R_x \) can be easily merged. To account for these non-ideal sources, the proposed circuit in Fig. 3 can be redrawn as Fig. 5 where \( C_{1p} = C_{V1,1} // C_{V1,2}, \) \( C_{2p} = C_{V2,1} // C_{V2,2}, \) \( C_{1p} = C_{V1,1} // C_{V1,2}, \) \( R_{1p} = R_{V1,1,1} // R_{V1,2}, \) \( R_{2p} = R_{V2,1,1,1} // R_{V2,2}, \) and \( R_{3p} = R_{V3,1,1,1} // R_{V3,2}. \) Note that in Fig. 5 all the grounded capacitors are connected at Z terminals of dual-output DDCCs to absorb shunt parasitic capacitances at Z terminals of dual-output DDCCs. Also, we used two grounded resistors at all X terminals of dual-output DDCCs to absorb series parasitic capacitances at X terminals of dual-output DDCCs. Reanalysis of the proposed circuit in Fig. 5 the transfer functions become

\[ V_{in} = \frac{mn R_1}{s^2 + H R_1 n_s + mn R_1} \]  

(23)

\[ V_{in} = \frac{mn R_2}{s^2 + H R_1 n_s + mn R_1} \]  

(24)

\[ V_{in} = \frac{H R_1 n_s}{s^2 + H R_1 n_s + mn R_1} \]  

(25)

\[ V_{in} = \frac{mn R_2}{s^2 + H R_1 n_s + mn R_1} \]  

(26)

\[ V_{in} = \frac{R_1}{s^2 + H R_1 n_s + mn R_1} \]  

(27)
where

\[ n_1 = \left( \frac{1}{R_1} \right) \left( \frac{sR_{1p}C_1}{1 + sR_{1p}C_1} \right) \]  \hspace{1cm} (28)

\[ n_2 = \left( \frac{1}{R_2} \right) \left( \frac{sR_{2p}C_2}{1 + sR_{2p}C_2} \right) \]  \hspace{1cm} (29)

\[ m = 1 + sR_{1p}C_1 \]  \hspace{1cm} (30)

\[ H_1 = \frac{R_2}{R_1}, \hspace{0.5cm} C_1 = C_{1p} + C_1, \hspace{0.5cm} C_2 = C_{2p} + C_2, \hspace{0.5cm} C_3p = C_{Z1} + C_{Y2} \]

\[ R_1 = R_1 + R_{X1}, \hspace{0.5cm} R_2 = R_2 + R_{X2}, \hspace{0.5cm} \text{and} \hspace{0.5cm} R_3 = R_3 / R_{1p} \]

Equations (28) to (30) can be rewritten as

\[ n_1 = \left( \frac{1}{R_1C_1} \right) \left( \frac{s}{s + \omega_1} \right) \]  \hspace{1cm} (31)

\[ n_2 = \left( \frac{1}{R_2C_2} \right) \left( \frac{s}{s + \omega_2} \right) \]  \hspace{1cm} (32)

\[ m = \frac{1}{\omega_3} \left( s + \omega_3 \right) \]  \hspace{1cm} (33)

where

\[ \omega_1 = \frac{1}{R_1C_1}, \hspace{0.5cm} \omega_2 = \frac{1}{R_2C_2}, \hspace{0.5cm} \omega_3 = \frac{1}{R_3C_3} \]  \hspace{1cm} (34)

Equations (31) to (33) illustrate that the effects of the parasitic elements are dependent on three parasitic poles yielded by the non-idealities of the dual-output DDCCs. For close to ideal operation at high frequencies, the frequency of operation should be larger than \( \omega_1 \) and \( \omega_2 \), and smaller than \( \omega_3 \). The frequency range of the proposed configuration should be restricted to the following conditions [18].

\[ 10f_s \leq f \leq f_{\text{SH}} = 0.1 \times \min \left[f_1, f_2 \right] \]  \hspace{1cm} (35)

**V. SIMULATION RESULTS**

Finally, to verify the theoretical prediction of the proposed biquadratic filter, a simulation using HSpice simulation with TSMC 0.18\( \mu \)m IP6M CMOS process technology was performed and the CMOS implementation of the dual-output DDCC is shown in Fig. 6 [3]-[11]. The dimensions of MOS transistors used in implementation of the dual-output DDCC are given in Table I. The supply voltages are \( V_{DD} = V_{SS} = 0.9\) V, and the biasing voltages are \( V_{HB} = -0.1\) V and \( -0.36\) V. The voltage follower and current follower frequency responses of dual-output DDCC are, respectively, shown in Fig. 7 and 8 which are obtained more than 100MHz. The frequency range of interest. The frequency response of the output impedances of the DDCC is shown in Fig. 9. It can be seen that the pole \( Z^+ \) of DDCC exhibits of high value parasitic resistance \( R_{X2} \) (5.03M\( \Omega \)) in parallel with low value capacitance \( C_{Z2} \) (0.024pF). Thus, the parasitic capacitance of the circuit has a small value that can be neglected in our frequency range of interest. The frequency response of the input impedance of the DDCC is shown in Fig. 10. It can be seen that the port \( X \) of DDCC exhibits of low value parasitic resistance \( R_X \) (150.2\( \Omega \)) in series with low parasitic inductance \( L_X \) (4.16\( \mu \)H), which makes it suitable for cascading. The parasitic elements of the DDCC have been calculated in Table III. By keeping the values of \( R_1 = 30k\Omega \), \( C_1 = C_2 = 5.3pF \), and varying only \( R_1 \), the quality factor \( Q \) can be controlled by following setting: \( R_1 = 30k\Omega \) for \( Q = 1 \), \( R_1 = 20k\Omega \) for \( Q = 1.5 \), \( R_1 = 10k\Omega \) for \( Q = 3 \), \( R_1 = 5k\Omega \) for \( Q = 6 \) and \( R_1 = 3k\Omega \) for \( Q = 10 \). Thus we obtain BP filter responses with different values of \( Q \) as shown in Fig. 11. It is important to note that high values of the \( Q \) can be easily obtained by varying only \( R_1 \). By keeping the values of \( C_1 = C_2 = 7.95pF \), \( Q = 1 \), and varying only resistors \( R_1 = R_2 = R_3 = R \), the pole frequency also can be tuned by following setting: \( R_1 = 10k\Omega \) for \( f_1 = 2MHz \), \( R_1 = 15k\Omega \) for \( f_1 = 1.34MHz \), \( R_1 = 20k\Omega \) for \( f_1 = 1MHz \), and \( R_1 = 25k\Omega \) for \( f_1 = 804KHz \). Thus we obtain BP filter responses with different values of \( f_1 \) as shown in Fig. 12. As shown in Fig. 12, the pole frequency \( f_1 \) can be adjusted without affecting the quality factor \( Q \). Fig. 13 shows the simulated amplitude-frequency responses for the LP, HP and two BP filtering at \( V_{o1}, V_{o2}, V_{o3} \) and \( V_{o4} \) output terminals, with \( R_1 = R_2 = R_3 = 10k\Omega \) and \( C_1 = C_2 = 15.9pF \), leading to a center frequency of \( f_c = 1MHz \) and quality factor of \( Q = 1 \). It is observed from Figs. 11 to 13 that the simulation results agree quite well with the theoretical analysis, but the difference between the theoretical and simulated responses

---

**TABLE I. THE ASPECT RATIOS OF THE CMOS TRANSISTORS IN DDCC IMPLEMENTATION.**

<table>
<thead>
<tr>
<th>Transistors</th>
<th>L(( \mu )m)</th>
<th>W(( \mu )m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1—M4</td>
<td>0.36</td>
<td>3.6</td>
</tr>
<tr>
<td>M7—M8</td>
<td>0.36</td>
<td>5.4</td>
</tr>
<tr>
<td>M13—M20, M23—M24</td>
<td>0.18</td>
<td>2.52</td>
</tr>
<tr>
<td>M5—M6, M9—M12, M21—M22</td>
<td>0.18</td>
<td>10.08</td>
</tr>
<tr>
<td>M25—M28</td>
<td>0.36</td>
<td>12.6</td>
</tr>
<tr>
<td>M29—M32</td>
<td>0.36</td>
<td>7.92</td>
</tr>
</tbody>
</table>

---

**Fig. 5.** The proposed tunable voltage-mode multifunction biquadratic filter including parasitics.

**Fig. 6.** The CMOS implementation of the DDCC.
mainly stems from the parasitic impedance effects and non-ideal gains of the DDCC.

To test the input dynamic range of the filter, the simulation has been repeated for a sinusoidal input signal at $f_o = 1\text{MHz}$.

Fig. 14 shows that the input dynamic range of the inverting BP response at $V_{o3}$ output terminal with $R_1 = R_2 = R_3 = 30\,\text{k}\Omega$ and $C_1 = C_2 = 5.3\,\text{pF}$, which extends up to amplitude of 0.4V (peak to peak) without significant distortion. The dependence of the output harmonic distortion of inverting BP filter on input voltage amplitude is illustrated in Fig. 15.

From Fig. 15, we can see that the harmonic distortion rapidly increases if the input signal is increased beyond 0.2V for the chosen dual-output DDCC implementation.

Fig. 10. Magnitude of the parasitic input impedance at X terminal.

Fig. 11. Simulation results for control of $Q$ while keeping $f_o (1\,\text{MHz})$ fixed for bandpass filter at $V_{o3}$ output terminal.

Fig. 12. Simulation results for control of $f_o$ while keeping $Q (=1)$ fixed for bandpass filter at $V_{o3}$ output terminal.

Fig. 13. Amplitude responses of the HP, LP and two BP filter.
results using TSMC 0.18μm 1P6M CMOS process technology and ±0.9V supply voltages validate the theoretical predictions.

ACKNOWLEDGMENT

The authors would like to thank the National Science Council and Chip Implementation Center of Taiwan, ROC. The National Science Council, Republic of China supported this work under grant number NSC 99-2221-E-131-040.

REFERENCES


FIGURE 14

Fig. 14. The input and output waveforms of the inverting BP response at V_05 output terminal for a 1MHz sinusoidal input voltage of 0.4V (peak to peak).

VI. CONCLUSIONS

In this paper, the authors also propose a new high input impedance voltage-mode multifunction biquadric filter. This circuit offers several advantages, such as simultaneous realization of LP, BP and HP filtering responses in the same configuration, no requirements for component matching conditions, the use of only grounded passive components, high input impedance, and low active and passive sensitivity performances. The proposed circuit has the same advantages reported by [11] which using two DDCCs, two grounded capacitors and two grounded resistors. Additionally, the proposed circuit has one more important advantage of orthogonal control of resonance angular frequency ω_0 and quality factor Q with reported by [11]. HSPICE simulation
Hua-Pin Chen was born in Taipei, Taiwan, Republic of China, in 1966. He received the M.S. and Ph.D. degrees from Chung Yuan Christian University, Taiwan, in 2001 and 2005 respectively. He is now an associate professor in the Department of Electronic Engineering, Ming Chi University of Technology. His teaching and research interests are in the areas of circuits and systems, analog and digital electronics, active filter design, CMOS analog integrated circuit design, and current-mode signal processing.

San-Fu Wang was born in Changhua, Taiwan, in 1976. He received the M.S. and Ph.D. degrees from the Department of Electronic Engineering, Institute of Computer and Communication, National Taipei University of Technology, Taiwan, in 2005 and 2010, respectively. He is now an assistant professor in the Department of Electronic Engineering, Ming Chi University of Technology, Taiwan. His research interests include phase-locked loop and RF integrated circuit.

Yu-Ling Chang was born in Taipei, Taiwan, Republic of China, in 1992. She is currently working toward the Bachelor of Science degree in Electronic Engineering at Ming Chi University of Technology. Her research interests are mainly on active filter design, current-mode signal processing and CMOS analog integrated circuit design.