Abstract—Network-on-Chip (NoC) has recently emerged as a communication solution for most of the System-on-Chip (SoC) design. Design space exploration and performance evaluation are the most essential task in NoC design. In this paper, we proposed a PSO based integrated design space exploration framework for the NoC design at system level. The results show that our framework optimizes the design matrices like system throughput and average packet latency for the target application.
Index Terms—NoC, PSO, analytical model, design space exploration.
R. K. Jena is with the Institute of Management Technology, Nagpur, India (e-mail: firstname.lastname@example.org).
Cite: R. K. Jena, "System Level Approach to NoC Design Space Exploration," International Journal of Information and Electronics Engineering vol. 2, no. 2, pp. 151-155, 2012.