Bandgap Reference Layout Analysis and Design

Shi Jun

Abstract—Analog circuits incorporate voltage and current reference extensively. Such references are dc quantities that exhibit little dependence on supply and process parameters and a well-defined dependence on the temperature. In systems such as A/D and D/A converters and so on, a reference is required to define the input and output full-scale range. In this paper, the analysis and layout design of reference generator in CMOS technology are dealt with, being focused on well-establishing “bandgap” technique. First, supply-independent biasing is studied. Next, temperature-independent references are described and issues such as the effect voltage are examined. Third, bandgap reference layouts are designed and the results are given. Finally, an example of state-of-the-art bandgap references are studied.

Index Terms—Bandgap, layout, supply-independence, temperature-independence, mismatch, matching.

I. INTRODUCTION

The objective of reference generation is to establish a dc voltage or current that is independence of the supply and process and has a well-defined behavior with temperature. In most applications, the required temperature dependence assumes one of three forms: (a) proportional to absolute temperature (PTAT); (b) Constant-$\alpha$ behavior, i.e., such that the transconductance of certain transistor remains constant; (c) temperature independent. Therefore, the task is divided into two design problems: supply-independence biasing and definition of the temperature variation.

II. SUPPLY-INDEPENDENT BIASING

The use of bias current and current mirrors has implicitly assumed that a “golden” reference current is available. As shown in Fig. 1(a) and (b), if IREF does not vary with VDD and channel-length modulation of M2 and M3 is neglected, then IOUT remains independent of the supply voltage.

In order to arrive at a less sensitive solution, the circuit must bias itself, i.e., I_{REF} must be somehow derived from I_{OUT}. Fig. 1 illustrates an implementation where M3 and M4 copy I_{OUT}, thereby defining I_{REF}. Since I_{OUT} and I_{REF} in Fig. 1 are relatively independent on VDD, and hence can support any current level! To further define the current, resistor R_{S} decreases the current of M2 while the PMOS devices require that I_{OUT}=I_{REF} because they have identical dimensions. V_{GS} = V_{GS} + I_{D} R_{S}

The assumption VTH1=VTH2 introduces some errors in the following calculations because the sources of M1 and M2 are at different voltage. Shown in Fig. 1(b), a simple remedy is to place the resistor in the source of M3 while eliminating body effect by tying the source and bulk of each PMOS transistor. The circuit of Fig. 1(a) and (b) exhibit little supply dependence if channel-length modulation is negligible. For this reason, relatively long channels are used for all of the transistors in the circuit.

III. TEMPERATURE-INDEPENDENT REFERENCE

Reference voltage or currents that exhibit little dependence on temperature prove essential in many analog circuits. It is interesting to note that, since most process parameters vary with temperature, if a reference is temperature-independent, then it is usually process-independent as well.

A. Negative-TC (Temperature Coefficient) Voltage

The base-emitter voltage of bipolar transistors or, more generally, the forward voltage of a PN-junction diode exhibits a negative.
For a bipolar device we have \( I_c = I_s \exp(V_{BE} / V_t) \), where \( V_t = kT / q \). The saturation current \( I_S \) is proportional to \( \mu \kappa n_i^2 \), where \( \mu \) denotes the mobility of minority carriers, \( \kappa \) is Boltzmann constant and \( n_i \) is the intrinsic minority carrier concentration of silicon.

\[
I_s = b T^{-1/2} \exp \left( - \frac{E_g}{kT} \right)
\]  

(4)

where \( b \) is a proportionally factor, \( E_g \approx 1.12 \text{eV} \) is the bandgap energy of silicon and \( m \approx -3/2 \). Writing

\[
\ln \frac{B E T C T}{S V I V I} = \frac{\partial I_s}{\partial T} \ln \frac{I_x}{I_s} - \frac{V_t}{I_s} \frac{\partial V}{\partial T}
\]  

(5)

From (4), the equation (6) is obtained.

\[
\frac{\partial V}{\partial T} = \frac{b A + m}{V_t} \frac{E_g}{kT} + b T^{-1/2} \exp \left( - \frac{E_g}{kT} \right) (E_g / kT^2)
\]  

(6)

Therefore,

\[
\frac{V_t}{I_s} \frac{\partial I_s}{\partial T} = (4 + m) \frac{V_t}{T} + \frac{E_g}{kT^2} V_t
\]  

(7)

With the aid of (5) and (7), the equation (8) and (9) are obtained.

\[
\frac{\partial V}{\partial T} = \frac{V_t}{I_s} \ln \frac{I_x}{I_s} - (4 + m) \frac{V_t}{T} - \frac{E_g}{kT^2} V_t
\]  

(8)

\[
\frac{V_{BE}}{T} = (4 + m) V_t - E_g / q
\]  

(9)

The equation (9) gives the temperature coefficient of the base-emitter voltage at a given temperature \( T \), revealing dependence on the magnitude of \( V_{BE} \) itself. With \( V_{BE} \approx 750 \text{mV} \) and \( T=300^\circ \text{K} \), \( \partial V_{BE} / \partial T = 1.5 \text{mV} / \text{K} \).

**B. Positive-TC Voltage**

If two bipolar transistors operate at unequal current densities, then the difference between their base-emitter voltages is directly proportional to the absolute temperature [1]. As shown in Fig. 2, if two identical transistors \( I_{S1} = I_{S2} \) are biased at collector currents of \( nI_o \) and \( I_o \) and their base currents are negligible. From the equation \( I_c = I_s \exp(V'_{BE} / V_t) \), then \( V_{BE} = V_t \ln \frac{I_c}{I_s} \). Therefore, the equation (10), (11) and (12) are obtained.

\[
\Delta V_{BE} = V_{BE1} - V_{BE2}
\]  

(10)

\[
= V_t \ln \frac{nI_o}{I_s} - V_t \ln \frac{I_o}{I_s}
\]  

(11)

\[
= V_t \ln \frac{n}{m} (R_3 + R_2)
\]  

(12)

Thus, the \( V_{BE} \) difference exhibits a positive temperature coefficient as follow (13).

\[
\frac{\partial \Delta V_{BE}}{\partial T} = \frac{\kappa}{q} \ln n
\]  

(13)

This TC is independent of the temperature or behavior of the collector current. Specially, when the circuit likes that shown as in Fig. 3, neglecting \( I_B \) (base current), the equation can be written as (14) and (15).

\[
\Delta V_{BE} = V_t \ln \frac{nI_o}{I_{s1}} - V_t \ln \frac{I_o}{mI_{s2}}
\]  

(14)

\[
= V_t \ln \frac{n}{m}
\]  

(15)

**C. Bandgap Reference**

With the negative- and positive-TC voltages obtained above, a reference having a nominally zero temperature coefficient can be developed. The equation is written as follow

\[
V_{REF} = \alpha V_{BE} + \alpha_2 (V_t \ln n)
\]  

where \( V_t \ln n \) is the difference between the base-emitter voltages of the two bipolar transistors operating at different current densities. Since at room temperature \( \partial V_{BE} / \partial T = -1.5 \text{mV} / \text{K} \) whereas \( \partial V_t / \partial T = 0.087 \text{mV} / \text{K} \), we may set \( \alpha_1 = 1 \) and choose \( \alpha_2 \ln n \) such that \( (\alpha_2 \ln n)(0.087 \text{mV} / \text{K}) = 1.5 \text{mV} \). That is, \( \alpha_2 \ln n \approx 17.2 \), indicating that for zero TC:

\[
V_{REF} \approx V_{BE} + 17.2 V_t \approx 1.25 V
\]  

(16)

As shown in Fig. 2, it is an implementation accomplishing both to guarantee \( V_x = V_y \) and to arrive at a current equal to \( V_t \ln n / R_3 \) through the right branch, because of \( V_{BE1} - V_{BE2} = V_t \ln n \), and hence an output voltage of the reference voltage is obtained as follow (17):

\[
V_{out} = V_{BE2} + \frac{V_t \ln n}{R_3} (R_2 + R_3)
\]  

(17)
\[ V_{BE} + V_r \ln n(1 + \frac{R_1}{R_3}) \quad (18) \]

For a zero TC, \[ V_{BE} \ln n(1 + \frac{R_1}{R_3}) = 17.5 \]

must be obtained by \( n \approx 31 \) and \( R_1 / R_3 = 4 \).

### D. Collector Current Variation

From Fig. 2, if the collector current of Q1 and Q2, given by \( V_{BE} \ln n / R_1 \), are PTAT, whereas \( \frac{\partial V_r}{\partial T} = -1.5 \text{mV} / K \) was derived for a constant current, then the formation (19) can obtained by \( I_{c1} = I_{c2} = V_T \ln n / R_1 \).

\[ \frac{\partial V_r}{\partial T} = V_T \ln \frac{L_s}{I_s} + V_r \left( \frac{\partial I_c}{I_c} \frac{\partial \ln I_s}{\partial T} - \frac{1}{T} \frac{\partial I_s}{\partial T} \right) \quad (19) \]

Since \( \frac{\partial I_c}{\partial T} \approx \left( V_T \ln n / R_1 \right) / T_c \), so (19) can be written as (20)

\[ \frac{\partial V_r}{\partial T} = V_T \ln \frac{L_s}{I_s} + V_r \left( \frac{1}{T} \frac{\partial I_s}{\partial T} \right) \quad (20) \]

Therefore equation (9) is modified as (21), indicating that TC is slightly negative than \(-1.5 \text{mV} / K\).

\[ \frac{\partial V_r}{\partial T} = V_{BE} - \left( 3 + \frac{mV_T}{q} - E_s / q \right) \frac{T}{T} \quad (21) \]

### E. Compatibility with CMOS Technology

In n-well processes, a pnp transistor can be formed as depicted in Fig. 3, which exhibits the exponential characteristics of bipolar devices for both negative and positive-TC quantities on which the derivation of a temperature-independent voltage relies.

A p+ diffusion inside an n-well serves as the emitter and the n-well itself as the base. The p-substrate acts as the collector and it is inevitably connected to the most negative supply that is usually ground. So the npn in Fig. 2 can be replace by pnp of which base and emitter are grounded.

### F. OPAMP Offset and Output Impedance

The output voltage of the OPAMP is not zero if the input is set to zero because of asymmetries, OPAMPs suffer from input “offsets”. As shown in Fig. 4, the input offset voltage of the OPAMP introduces errors in the output voltage, which is quantified as \( V_{BE2} - V_{os} \). if \( A_1 \) is large and \( V_{out} = V_{BE2} + (R_3 + R_2) \frac{V_{BE2} - V_{os}}{R_2} \)

Thus,

\[ V_{out} = V_{BE2} + (R_3 + R_2) \frac{V_{BE2} - V_{os}}{R_2} \quad (22) \]

and

\[ V_{out} = V_{BE2} + (1 + \frac{R_2}{R_3}) (V_T \ln n - V_{os}) \quad (23) \]

where assuming \( I_{c2} \approx I_{c1} \) despite the offset voltage. The result is that \( V_{os} \) is amplified by \( 1 + \frac{R_2}{R_3} \), introducing errors in \( V_{out} \). More importantly, \( V_{os} \) itself varies with temperature, raising the temperature coefficient of the output voltage \( [2] \).

### G. Other Elements

**Feedback Polarity**: The feedback signal produced by the OPAMP in the circuit of Fig. 2 returns to both of its input. The negative feedback factor is given by (24).

\[ \beta_N = \frac{1}{g_{s2}} + R_3 \quad (24) \]

And the positive feedback factor by (25).

\[ \beta_P = \frac{1}{g_{s1}} + \frac{1}{R_1} \quad (25) \]

To ensure an overall negative feedback, \( \beta_p \) must be less than \( \beta_N \), perfectly by roughly a factor of two so that the circuit’s transient response remains well-behaved with large capacitive loads.

**Bandgap Reference**: The voltage generated according to (16) is called a “bandgap reference”. The output voltage is written as follow:

\[ V_{REF} = V_{BE} + V_r \ln n \quad (26) \]

And hence:

\[ \frac{\partial V_{REF}}{\partial T} = \frac{\partial V_r}{\partial T} + \frac{\partial V_r}{\partial T} \ln n \quad (27) \]
Setting this to zero and substituting for \( \frac{\partial V_n}{\partial T} \) from (9), (28) can be obtained.

\[
V_{av} = \frac{E_p}{g} - (4 + \alpha)W' \frac{E_p}{g} = -\frac{V_n}{T} \ln n \tag{28}
\]

(29) can be obtained from (26) and (28).

\[
V_{diff} = \frac{E_p}{g} + (4 + \alpha)W' \tag{29}
\]

Supply Dependence and Start-Up: As shown in Fig. 2, the output voltage is relatively independent of the supply voltage so long as the open-loop gain of the OPAMP is sufficiently high. The circuit may require a start-up mechanism because if \( V_X \) and \( V_Y \) are equal to zero, the input differential pair of the OPAMP may turn off.

### IV. MISMATCH

In general, the mismatches caused by manufacturing processes can be classified into systematic mismatch and random mismatch. The random mismatch can only be reduced by increasing layout area, but the systematic mismatch can always be alleviated through proper layout techniques [3].

Expressing the characteristics of a MOSFET in saturation as

\[
I_D = \left( \frac{1}{2} \mu C_{ox} \frac{W}{L} \right) (V_{GS} - V_{th})^2,
\]

mismatches between \( \mu, C_{ox}, W, L, \) and \( V_{th} \) result in mismatch between drain current (for a given \( V_{GS} \)) or gate-source voltages (for a given drain current) of two nominally-identical transistors. It is assumed that the dominating effects in random mismatches of a transistor are two independent variables: current factor differences \( \Delta \beta (\beta = \mu C_{ox} \frac{W}{L}) \) and threshold voltage differences \( \Delta V_{th} \). (30) and (31) are obtained.

\[
\Delta \beta = \frac{A_X}{\sqrt{WL}} \tag{30}
\]

\[
\Delta V_{th} = \frac{A_{th}}{\sqrt{WL}} \tag{31}
\]

where \( A_{th} \) and \( A_X \) are proportionality factors. \( A_{th} \) has been observed to scale down with the gate oxide thickness [4]. Mismatch lead to three significant phenomena: dc offset, finite even-order distortion, and lower common-mode rejection.

### V. LAYOUT MATCHING

As previously analyzed and modeled, \( V_{REF}, I_D \) are always mismatched by \( \mu, C_{ox}, W, L, \) and \( V_{th} \). Simple layout are prone to process variation, e.g. \( V_{th}, K_P, C_{ox} \). Matched transistor requires elaborated layout techniques.

### A. Layout Matching for Two Current Sources

The widely used approach for predicting the effects of the threshold voltage gradient is based upon deriving an equivalent threshold voltage for the device as given by the following equation [5].

\[
V_{theq} = \frac{\int \int V_{ref}(x,y)dx dy}{\text{Active Area}} \tag{32}
\]

where \( V_{theq} \) can be viewed as the equivalent threshold voltage at the moment of the device. The most interesting topology is shown in Fig. 5. With totally four symmetric axes, its performance is definitely better than those of other topology [6], [9]. And the Four-Segment layout has the performance as shown in TABLE I. Assuming that the mismatch of the threshold voltage is equally distributed between the M1 and M2 transistors, the first-order expression of the current ratio is obtained as follows (33)

\[
\frac{I_D}{I_{D1}} = 1 - \frac{2\Delta V_{th}}{V_{GS} - V_{th}} \tag{33}
\]

From (32), with the decrease of \( V_{GS} \), the offset between current will increase due to the mismatch of threshold voltage. Because the threshold voltage is very sensitive to the gradient variation of process parameters, the current deviation caused by the threshold voltage mismatch will be especially serious when the distance between MOS transistors is very large [8].

![Fig. 4. Four segment rectangular layout.](image)

<table>
<thead>
<tr>
<th>Worst Mismatch (%)</th>
<th>Simple integral model</th>
<th>Segmented integral model</th>
<th>Distributed simulator</th>
<th>Effective Resolution</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>2.0966e-14</td>
<td>1.4090e-4</td>
<td>18-bit</td>
<td></td>
</tr>
</tbody>
</table>

### B. Layout Matching for Differential Pair

The performance of the differential pair is closely related to the matching between the devices. Using the centroid layout technology, the first order mismatch caused by oxide gradient, stress gradient and other process deviations is minimization.

An algorithm that is used to determine the number of rows and columns required for the matrix is based on the following equation (34) [7].

\[
\text{Effective Resolution} = \sqrt{\frac{\text{Active Area}}{\text{Number of Rows x Number of Columns}}} \tag{34}
\]
where $A_r$ is the aspect ratio, $W_{\text{total}}$ is the total width of the largest transistor, $R$ is number of rows, $C$ is the number of columns, $K_1$ is a function of the transistor length, $K_2$ corresponds to the space for vertical routing, and $K_3$ is the space for horizontal routing. $C$(column) can then be determined using a optimization algorithm based on the requirements that the number of columns is even and both the number of $R$ and $C$ are integers [8]. Fig. 5 illustrates the layout of the differential input pair. Note that each device has the exact same metal and poly routing and that the layout is completely symmetrical about the center of the circuit.

The offset voltage $V_{OS}$ of the differential input pair caused by the mismatch of threshold voltage $\Delta V_{THN}$, geometric size $\Delta(W/L)$ and load resistance $\Delta R_L$ can be calculated by (35).

$$V_{OS} = \Delta V_{THN} + \frac{V_{GS} - V_{THR}}{2} \left[ -\frac{\Delta R_L}{R_1} - \frac{\Delta(W/L)}{\langle W/L \rangle} \right]$$

The mismatch of threshold voltage must be reduced by optimized layout design. The mismatch between geometric size and load resistance can be reduced by using smaller $V_{GS}$ (making $V_{GS}$ close to $V_{THN}$). This conclusion can be compared with (32). (32) is shown that the use of smaller $V_{GS}$ in current mirrors will lead to larger current mirror errors.

C. Other Layout Matching

Another layout matching technique is that the dummy MOS on the ends of the rows used to reduce the undercutting of the gate oxide on the end devices.

Latchup is a parasitic effect in CMOS technology, it is a PNPN parasitic structure formed by at least two coupled bipolar transistor. When a transitory voltage/current overshoot/undershoot at a input/output node occurs, PNP structure can be turned on and a low impedance guarding structures are used in order to prevent the latchup effect.

VI. A CASE STUDY OF BANDGAP REFERENCE

As shown in Fig. 6, it is a bandgap reference circuit used for LDO(Low-Drop linear regulator). And Its corresponding layout is shown in Fig. 7.

After analysis and design, the layout results are ideal. Post simulation were showed that the output reference voltage was 1.2156 and its temperature coefficient was $0.43 \times 10^{-6}/\degree C$ at the range of $-40\degree C$ ~ $125\degree C$. The power supply rejection ratio (PSRR) was lower than -83dB at low frequency.

VII. CONCLUSION

A practical case study of bandgap reference is studied from analysis, design to layout implementation. The study shows that $V_{BE}$, threshold voltage and $V_{GS}$ are important factors affecting bandgap reference, and shows how to analyze and design layout to satisfy these circuit requirements. The simulation results & layout can provide design reference for circuit or layout engineer.
REFERENCES


Shi Jun was obtained the master degree of science, major in computer & microelectronics in HIT(Harbin Institute of Technology), P.R. China in 1988. And then she continued to study and work about devices & circuits analysis and layout designs in Xi'an Institute of Microelectronics Xi'an, P. R. China. Afterwards she engaged in professional teaching in high school and so far in SJQU Shanghai, P. R. China.