

High-Speed Designed Area-Efficient Vlsi Architecture Of Three-Operand Binary Adder

Dr. Sk. M. Shabber¹, Sana Venkata Naga Radhika², Pakanati Paleswara Rao³, R Thanneeru Balaji⁴, Shaik Jani Basha⁵,

^{2,3,4,5}UG Student,ECE,Chalapathi Institute Of Engineering&Technology Guntur-Andhra Pradesh,India

¹Associate Professor ECE,Chalapathi Institute Of Engineering&Technology Guntur-Andhra Pradesh,India

Abstract—The basic functional unit to perform the modular arithmetic in various cryptography and pseudorandom bit generator (PRBG) algorithms is Three-operand binary adder. To perform the three-operand addition Carry-save adder (CS3A) is the widely used technique. However, the ripple-carry stage in the CS3A results in high propagation delay of $O(n)$. To reduce the critical path, delay a parallel prefix twooperand adder such as Han-Carlson (HCA) can be used for three operand addition. But the disadvantages of the architecture are more area and low speed. Hence, a new highspeed and area-efficient adder architecture is proposed using reversible logic. Reversibility in computing implies that no information about the computational states can ever be lost, so we can recover any earlier stage by computing backwards or uncomputing the results. This is termed as logical reversibility. The reversible logic design attracting more interest due to its low power consumption. The important reversible gates used for reversible logic synthesis are Feynman Gate, Fredkin gate.

I. INTRODUCTION

Most of the pupils of Electronics Engineering are showing to Integrated Circuits (IC's) at a very basic level, involving SSI (small scale integration) circuits like logic gates or MSI (medium scale integration) circuits like multiplexers, parity encoders etc. However, there is vast higher world in the market concerning minimization at levels so satisfactory, that a micrometre and a microsecond are regarded enormous! That is the field of VLSI - Very Large-Scale Integration. The article objectives at seeking to introduce Electronics Engineering scholars to the chances and the work involved in this region. VLSI stands for "Very Large-Scale Integration". That is the area which includes packing increasingly common-sense gadgets into lesser areas. Due to VLSI, circuits that may have

taken board full of house can now be put right into a little house few millimetres throughout! This has spread out a large possibility to do matters that were not capable before. VLSI circuits are far and wide. Your pc, your vehicle, your brand-new digital camera, the mobile-telephones, and what have you ever. All this entails numerous advantages on many fronts inside the identical subject, which we will be capable to seem at in later sections. VLSI has been around for an extended time; there may be nothing new about it. However, as a part, outcomes of advances on the planet of computers, there has been a dramatic proliferation of instruments that can be utilized to design VLSI circuits. Alongside, obeying Moore's law, the capability of an IC has increased exponentially over the years, in phrases of computation power, utilisation of to be had discipline, yield. The mixed outcomes of those two advances, is that persons can now put various performance into the IC's, opening new frontiers. Examples are embedded programs, where intelligent instruments are put inside day-to-day objects, and omnipresent computing the place small computing instruments propagate to such an extent that even the footwear you put on may surely do something priceless like monitoring your heartbeats! These two fields are variety an associated, and coming into their explanation can effectively lead to an extra article.

II. REVIEW LITERATURE SURVEY

Block designs and quick functions often employ multi-operand summation (MOS). Research is conducted from a variety of aspects to achieve extremely efficient multioperand addition for medical IoT field devices. Conventional adders used in multipliers and filters for summing of intermediate outputs are prone to area and delay occurrence. There are several adder structures for CLA and PPA that are efficient in terms of delay, but they take up a lot of space and energy, provides a more efficient solution for RCA. As a result, it has been proposed that the carry selection scheme-based adder be used to attain performance comparable to that of the RCA and CLA. It's also one of the quickest adders used in a variety of data-processing

applications Carry Select Adder. The CSLA has been extended to reduce the amount of space and power it consumes. Three operand adders and computer systems that support them may be designed using the implementations presented in this thesis. Various application-specific and general-purpose computer architectures may be affected by this. With the ability to affect a wide range of computer systems and engineering and research, this effort has the potential to have a significant impact. To put it another way, the typical general-purpose computer automation (e.g. the Turing machine) is logically irreversible. While keeping their simplicity and capacity to do broad calculations, these machines may be made logically reversible at every step. If thermodynamically reversible computers exist, they may theoretically execute meaningful calculations at practical speeds while using less than KT of energy each logical step. This is significant in the physical sciences. Logically reversible automatons are identical to their non-reversible counterparts, except that they store all intermediate outcomes and avoid the irreversible process of erasure at this stage of computing. The next step is to print out the final product. By retracing the steps of the first stage in reverse order (which is only possible because the first stage was performed reversibly), the third stage then reversibly disposes of all the undesirable intermediate results and returns the machine to its original

III. RESEARCH METHODOLOGY

The proposed work focuses on the design of a high-speed and area-efficient three-operand binary adder suitable for cryptographic and pseudorandom bit generator (PRBG) applications. This section describes the methodology adopted for analyzing existing architectures and developing the proposed reversible logic-based design.

A. Analysis of Existing Architectures

Three-operand addition is commonly implemented using the Carry-Save Adder (CS3A) due to its ability to reduce intermediate carry propagation. However, the final addition stage is typically performed using a ripple-carry adder, resulting in a propagation delay of $O(n)O(n)O(n)$, where n is the bit-width.

To overcome this limitation, parallel prefix adders such as the Han–Carlson Adder (HCA) are employed. These architectures reduce carry propagation delay significantly. However, they introduce increased hardware complexity, higher area utilization, and additional interconnect overhead, which limit their efficiency in high-performance and low-power applications.

B. Problem Formulation

From the analysis of existing designs, the following issues are identified:

- High propagation delay in ripple-carry-based CS3A structures
- Increased area and complexity in parallel prefix adders
- Higher power consumption due to irreversible logic operations

These limitations necessitate the development of an alternative architecture that ensures improved speed, reduced area, and lower power dissipation.

C. Proposed Reversible Logic-Based Approach

To address the above challenges, a reversible logic-based three-operand adder architecture is proposed. Reversible computing ensures a one-to-one mapping between input and output vectors, thereby eliminating information loss and reducing energy dissipation.

The proposed design utilizes fundamental reversible gates, including:

- **Feynman Gate** for signal duplication and XOR functionality
- **Fredkin Gate** for controlled data routing and swapping operations

These gates are used to construct reversible half-adder and full-adder modules, which are further extended to support three-operand addition.

D. Design Methodology

The proposed architecture is developed using a hierarchical design approach as follows:

1. Design of reversible half-adder and full-adder circuits
2. Construction of multi-bit reversible adder modules
3. Integration of three-operand addition logic using reversible gate networks
4. Optimization to minimize:
 - Garbage outputs
 - Constant inputs
 - Quantum cost

E. Performance Evaluation Criteria

The performance of the proposed architecture is evaluated and compared with existing CS3A and HCA designs based on the following metrics:

- Propagation delay
- Area complexity
- Power consumption
- Gate count and quantum cost

F. Implementation and Verification

The proposed reversible logic design is implemented using hardware description languages such as Verilog or VHDL. Functional verification is performed through simulation to ensure correct arithmetic operation for all input combinations. The results are analyzed to validate improvements in speed and hardware efficiency.

IV. PROPOSED METHODOLOGY

The proposed methodology presents a reversible logic-based architecture for efficient three-operand binary addition, targeting high-speed and low-power requirements in cryptographic and pseudorandom bit generator (PRBG) applications. The design is developed to overcome the limitations of conventional Carry-Save Adders (CS3A) and parallel prefix adders such as the Han–Carlson Adder (HCA).

A. System Overview

The proposed architecture replaces conventional irreversible adder structures with a reversible logic

framework. The system performs three-operand addition using cascaded reversible adder units constructed from fundamental reversible gates. The overall design ensures minimal propagation delay, reduced power dissipation, and optimized hardware utilization.

B. Reversible Logic Design Principle

The proposed method is based on the principle of reversible computation, where each input vector has a unique output vector, ensuring no information loss during processing. This characteristic reduces energy dissipation and is suitable for low-power VLSI design.

The architecture is synthesized using the following reversible gates:

- **Feynman Gate:** Used for signal copying and XOR operations
- **Fredkin Gate:** Used for controlled data routing and multiplexing

These gates form the building blocks for reversible half-adder and full-adder modules.

C. Design of Reversible Adder Unit

The basic reversible full-adder unit is designed by combining Feynman and Fredkin gates to generate sum and carry outputs without producing irreversible data loss. The design is optimized to reduce:

- Garbage outputs
- Constant inputs
- Quantum cost

This reversible full-adder is then extended to multi-bit operations.

D. Three-Operand Addition Architecture

The proposed three-operand addition is implemented by cascading reversible full-adder stages. Unlike CS3A, which relies on a final ripple-carry stage, the proposed design maintains reversibility throughout the computation, thereby eliminating the ripple delay bottleneck.

The architecture processes inputs AAA, BBB, and CCC simultaneously and generates the final sum and carry outputs using a structured reversible logic network.

E. Optimization Strategy

To improve efficiency, the following optimization techniques are applied:

- Reduction of redundant reversible gate usage
- Minimization of garbage outputs through circuit restructuring
- Selection of low quantum cost reversible gate combinations
- Parallel processing of intermediate carry signals

F. Performance Advantages

The proposed methodology provides the following advantages over conventional designs:

- Reduced propagation delay compared to CS3A and HCA
- Lower power consumption due to reversible computation
- Reduced hardware complexity through optimized gate utilization

- Improved suitability for cryptographic hardware applications

V. WORKING PRINCIPLE

The working principle of the proposed reversible logic-based three-operand adder is based on performing arithmetic addition through reversible gate networks while ensuring that no information loss occurs during computation. The architecture operates by transforming input operands into intermediate reversible signals and generating final sum and carry outputs with reduced propagation delay and power dissipation.

A. Input Processing

The system accepts three binary operands AAA, BBB, and CCC of equal bit-width. These inputs are processed simultaneously through reversible logic stages. Each bit position is handled independently using reversible full-adder structures to enable parallel computation across all bit levels.

B. Reversible Logic Operation

The core computation is performed using reversible gates such as the Feynman gate and Fredkin gate. These gates ensure a one-to-one mapping between inputs and outputs, preserving all computational information.

- The **Feynman gate** is used to generate necessary signal copies and perform XOR operations required for sum generation.
- The **Fredkin gate** is used to control data flow and manage conditional carry propagation through reversible switching operations.

C. Sum and Carry Generation

For each bit position, the reversible full-adder unit generates:

- **Sum output (S)** using XOR-based reversible logic operations
- **Carry output (Cout)** using controlled reversible gate configurations

The carry generated at each stage is propagated through optimized reversible paths instead of conventional ripple-carry chains, thereby reducing delay.

D. Three-Operand Addition Process

The three operands are added simultaneously in a structured reversible network. Unlike conventional CS3A, which separates carry-save and final addition stages, the proposed method performs integrated computation using reversible full-adder cascades.

The process can be summarized as:

1. Bitwise reversible addition of inputs AAA, BBB, and CCC
2. Generation of intermediate sum and carry signals
3. Propagation of carry using reversible gate interconnections
4. Final accumulation of sum outputs without information loss

E. Reduction of Delay and Power

The absence of irreversible logic ensures that no bit information is discarded during computation. This reduces

heat generation and power dissipation. Additionally, optimized reversible pathways minimize carry propagation delay, improving overall speed compared to ripple-carry-based architectures.

VI. RESULTS AND OUTCOMES

RTL Schematic Output: Once the functional verification is done, the RTL model is taken to the synthesis process using the Xilinx ISE tool. In synthesis process, the RTL model will be converted to the gate level netlist mapped to a specific technology library. The RTL (Register Transfer Logic) can be viewed as black box after synthesizing of design is made. It shows the inputs and outputs of the system. By double-clicking on the diagram, we can see gates, full adder and MUX. Below figure shows the RTL block diagram of implemented design using XILINX-ISE14. From the block diagram we can say implemented design has three inputs a[7:0], b[7:0] and Cin, produces the two outputs sum (7:0) and cout.




Fig5.1 RTL Schematic




Fig. 5.2: Internal Block Diagram of RTL Schematic

Fig. 1. Figures show the internal RTL schematic of existing system using Xilinx Ise 14. Which is nothing but how the different blocks are connected internally.

Device Utilization Summary:

Fig. 2. This device utilization includes the following.

- Logic Utilization
- Logic Distribution
- Total Gate Count for the Design

Fig. 3. The device utilization summary is shown above in which it gives the details of number of devices used from the available devices and represented in %. Hence as the result of the synthesis process, the device utilization in the used device and package is shown below.

VII. CONCLUSION

The primary objective of this project was to gain insight into the Reversible Computation and its use for making devices energy efficient for long life. To efficiently compute modular arithmetic for use in cryptography and PRBG applications, this study proposes a highspeed, area-efficient adder approach and associated VLSI design. We concluded that our adder was superior to other adders by considering both area and delay. The proposed reversible logic gates reduce the area and propagation delay as it effectively provides negligible loss of information in the circuit. The

and

future scope of this project is, it will be applicable on large amount of data such as 16-bit and 32-bit.

REFERENCES

1. Vellela, S. S., & Balamanigandan, R. (2024). Optimized clustering routing framework to maintain the optimal energy status in the wsn mobile cloud environment. *Multimedia Tools and Applications*, 83(3), 7919-7938.
2. Vellela, S. S., & Balamanigandan, R. (2023). An intelligent sleep-awake energy management system for wireless sensor network. *Peer-to-Peer Networking and Applications*, 16(6), 2714-2731.
3. Vellela, S. S., & Balamanigandan, R. (2024). An efficient attack detection and prevention approach for secure WSN mobile cloud environment. *Soft Computing*, 28(19), 11279-11293.
4. Vellela, S. S. (2023). Enhanced speckle noise reduction in breast cancer ultrasound imagery using a hybrid deep learning model. *Ingénierie des Systèmes d'Information*.
5. Polasi, P. K., Vellela, S. S., Narayana, J. L., Simon, J., Kapileswar, N., Prabu, R. T., & Rashed, A. N. Z. (2026). Data rates transmission, operation performance speed and figure of merit signature for various quadrature light sources under spectral and thermal effects. *Journal of Optics*, 55(1), 633-643.
6. Praveen, S. P., Nakka, R., Chokka, A., Thatha, V. N., Vellela, S. S., & Sirisha, U. (2023). A novel classification approach for grape leaf disease detection based on different attention deep learning techniques. *International Journal of Advanced Computer Science and Applications (IJACSA)*, 14(6), 2023.
7. Vellela, S. S., Rao, M. V., Mantena, S. V., Reddy, M. J., Vatambeti, R., & Rahman, S. Z. (2024). Evaluation of Tennis Teaching Effect Using Optimized DL Model with Cloud Computing System. *International Journal of Modern Education and Computer Science (IJMECS)*, 16(2), 16-28.
8. Vellela, S. S., & Krishna, A. M. (2020). On Board Artificial Intelligence With Service Aggregation for Edge Computing in Industrial Applications. *Journal of Critical Reviews*, 7(07).
9. Madhuri, A., Jyothi, V. E., Praveen, S. P., Sindhura, S., Srinivas, V. S., & Kumar, D. L. S. (2024). A new multi-level semi-supervised learning approach for network intrusion detection system based on the 'goa'. *Journal of Interconnection Networks*, 24(supp01), 2143047.
10. Raju, V. V. K., Bhavani, Y. V. K. D., Nandikonda, P., Kareemunnisa, F. N. U., Brahmeswara, K. B., & Sindhura, S. (2026). Iterative and Statistical Analytical Review of Predictive Modeling Approaches in Educational Systems: A Comprehensive Benchmark of AI-Driven Methods. *International Journal of Innovative Technology and Interdisciplinary Sciences*, 9(1), 490-522.
11. Biyyapu, N., Veerapaneni, E. J., Surapaneni, P. P., Vellela, S. S., & Vatambeti, R. (2024). Designing a modified feature aggregation model with hybrid sampling techniques for network intrusion detection. *Cluster Computing*, 27(5), 5913-5931.
12. Praveen, S. P., Vellela, S. S., & Balamanigandan, R. (2024). SmartIris ML: harnessing machine learning for enhanced multi-biometric authentication. *Journal of Next Generation Technology (ISSN: 2583-021X)*, 4(1).
13. Vuyyuru, L. R., Purimetla, N. R., Reddy, K. Y., Vellela, S. S., Basha, S. K., & Vatambeti, R. (2025). Advancing automated street crime detection: a drone-based system integrating CNN models and enhanced feature selection techniques. *International Journal of Machine Learning and Cybernetics*, 16(2), 959-981.
14. Vellela, S. S., Roja, D., Purimetla, N. R., Thalakola, S., Vuyyuru, L. R., & Vatambeti, R. (2025). Cyber threat detection in industry 4.0: Leveraging GloVe and self-attention mechanisms in BiLSTM for enhanced intrusion

- detection. *Computers and Electrical Engineering*, 124, 110368.
15. Vellela, S. S., Pushpalatha, D., Sarathkumar, G., Kavitha, C. H., & Harshithkumar, D. (2023). Advanced intelligence health insurance cost prediction using random forest. *ZKG International*, 8.
 16. Vellela, S. S., Babu, B. V., & Mahendra, Y. B. (2024). IoT-based tank water monitoring systems: enhancing efficiency and sustainability. *International Journal for Modern Trends in Science and Technology*, 10(02), 291-298.
 17. Vellela, S. S., Varshini, K., Jeevana, M., Kadheer, S. K., & Kumar, T. P. (2024). Iot based smart irrigation and controlling system. *IoT Based Smart Irrigation and Controlling System*, *International Journal for Modern Trends in Science and Technology*, 10(02), 77-85.
 18. Vellela, S. S., Chaganti, A., Gadde, S., Bachina, P., & Karre, R. (2022). A Novel Approach for Detecting Automated Spammers in Twitter. *Mukt Shabd*, 11, 49-53.
 19. Vellela, S. S., Narapasetty, S., Somepalli, M., Merikapudi, V., & Pathuri, S. (2022). Fake News Articles Classifying Using Natural Language Processing to Identify in-article Attribution as a Supervised Learning Estimator. *Mukt Shabd Journal*, 11.
 20. Vellela, S. S., Vineeth, S., & Suresh, V. (2024). IoT Based ICU Patient Monitoring System. *IoT Based ICU Patient Monitoring System*, *International Journal for Modern Trends in Science and Technology*, 10(02), 265-273.
 21. Vellela, S. S., & Balamanigandan, R. (2025). Designing a Dynamic News App Using Python. Available at SSRN 5250912.
 22. Vellela, S. S., Rao, M. V., Krishna, C. V. M., Rao, T. S., & Dasthavejula, R. (2026). Piezoelectric and Shape-Memory Materials for Actuators and Energy Harvesting in Mechanical, Electronics, and Biomedical Engineering Using AI-Based Design. In *Advanced Materials for Biomedical Devices* (pp. 195-206). CRC Press.
 23. Vellela, S. S., Singu, K., Kakarla, L. S., Tadikonda, P., & Sattenapalli, S. N. R. (2025). NLP-Driven Summarization: Efficient Extraction of Key Information from Legal and Financial Documents. Available at SSRN 5250908.
 24. Vellela, S. S., Anusha, P., Vullam, N. R., Jala, J., Bellapu, V. S., & Vindhya, A. S. (2025, October). Quantum Cryptography and Key Distribution for Secure Communication in the Post Quantum World. In *2025 International Conference on Sustainable Communication Networks and Application (ICSCN)* (pp. 619-624). IEEE.
 25. Roja, D., Jidugu, S. K., Rao, T. S., Vuyyuru, L. R., Vellela, S. S., & Ranjani, B. S. (2025, December). High-Fidelity Image Synthesis using Enhanced Generative Adversarial Networks with Attention Mechanisms. In *2025 International Conference on NexGen Networks and Cybernetics (IC2NC)* (pp. 885-890). IEEE.
 26. Vellela, S. S., Vuyyuru, L. R., Jidugu, S. K., Rao, M. P., & Srinivas, B. R. (2025, November). The Impact Of Quantum Computing On Blockchain Security And Quantum Resistant Protocols. In *2025 2nd International Conference on Intelligent Systems for Cybersecurity (ISCS)* (pp. 1-6). IEEE.
 27. Yanamadala, N., & Vellela, S. S. (2025, June). Ensuring Authenticity and Confidentiality in Images using SHA-ECC Fusion. In *2025 Second International Conference on Networks and Soft Computing (ICNSoC)* (pp. 684-689). IEEE.
 28. Vellela, S. S. (2024). A Comprehensive Review of AI Techniques in Serious Games: Decision Making and Machine Learning.
 29. Burra, R. S., APCV, G. R., & Vellela, S. S. (2024). Strategic Insights: Unleashing the Power of Big Data Analytics for Credit Investigation and Risk Mitigation in Commercial Banking. *International Journal of Progressive Research in Engineering Management and Science*, 4(01), 458-464.
 30. Vellela, S. S., Purimetla, N. R., Vindhya, A. S., Vullam, N. R., Srinivas, B. R., & Vuyyuru, L.

- R. (2025, October). Design and Simulation of Quantum Error Correction Codes for Scalable Quantum Architectures. In 2025 7th International Conference on Innovative Data Communication Technologies and Application (ICIDCA) (pp. 1570-1575). IEEE.
31. Vellela, S. S., Purimetla, N. R., Rao, P. V., Daniel, V. A. A., Koppolu, H. K. R., & Janani, B. (2025). AI-Enabled Wearable Hemodynamic Monitoring System for Early Identification of Thrombotic Events. *Vascular and Endovascular Review*, 8(16s), 321-336.
32. Venkatesh, N., Maheswari, S., & Triveni, P. (2024). Harnessing IoT for Real-Time Plant Health Monitoring: Challenges and Opportunities.
33. Reddy, B. V., Kumar, A. H., Gopi, C., Prasad, Y. V. D., Vellela, S. S., & Roja, D. (2025, April). Machine learning based automated liver fibrosis stage diagnosis with prediction. In 2025 International Conference on Advances in Modern Age Technologies for Health and Engineering Science (AMATHE) (pp. 1-6). IEEE.
34. Rao, M. V., Sreeraman, Y., Mantena, S. V., Gundu, V., Roja, D., & Vatambeti, R. (2024). Brinjal Crop yield prediction using Shuffled shepherd optimization algorithm based ACNN-OBDSLSTM model in Smart Agriculture. *Journal of Integrated Science and Technology*, 12(1), 710-710.
35. Haritha, K., Geethika, N. S., Venkateswarlu, K., Kumar, R. H., & Ramakrishna, Y. Enhancing Public Safety with AI & ML-Based CCTV Surveillance.
36. Haritha, K., Prakash, P. B., Pravallika, D., Venkatesh, K., & Venkatesh, G. Enhancing Object Detection in Autonomous Vehicles Under Low-Light Conditions Using Federated Learning and YOLOv5.
37. Ram, C. S., Vellela, S. S., Sravanthi Javvadi, D. V., Rashid, S. Z., & Madhumathi, S. M. (2025). Integrated Robotic-Imaging Platforms in Endovascular Surgery: Current Capabilities and Future Directions. *Vascular and Endovascular Review*, 8(16s), 285-298.
38. Roja, D., Navya, G., Srujana, B. S., Mamatha, P., & Sai, C. Y. K. Deep Learning for Hotel Reviews: A Framework for Sentiment Classification and Fake Review Detection.
39. Pakalapati, S., Rani, C. J., Vellela, S. S., Thanuja, N., & Bindu, M. N. H. (2025, November). Progressive GAN-based Framework for Realistic Image Generation and Style Transfer. In 2025 5th International Conference on Evolutionary Computing and Mobile Sustainable Networks (ICECMSN) (pp. 474-479). IEEE.
40. Balamanigandan, R., Vellela, S. S., Gorintla, S., Vuyyuru, L. R., Thanuja, N., & Rao, T. S. (2025, September). Quantum-Enhanced Data Security for Electronic Health Records: A Framework for Post-Quantum Cryptography in Healthcare Systems. In 2025 6th International Conference on Smart Electronics and Communication (ICOSEC) (pp. 1924-1929). IEEE.
41. Roja, D., Amulya, P., Nagasai, M., Prasad, D. D., & Babu, A. V. Machine Learning-Based Early Diagnosis of Fish Diseases via Water Quality Data.
42. Sai, M. B., & Vellela, S. S. (2025, December). Hybrid ML Driven Multi-Cloud Service Work Load Prediction For Financial Systems. In 2025 1st International Conference on Advancement in Futuristic Technologies (ICAFT) (pp. 1-6). IEEE.
43. Kareemunnisa, D., Haritha, K., Ranjani, B. S., Venkateswarlu, K., & Bindu, M. N. H. DUAL-STAGE PRIVACY PROTECTION FOR GRAPH NEURAL NETWORKS AGAINST INFERENCE ATTACKS.
44. Mandava, R., Haritha, K., Vellela, S. S., Purimetla, N. R., Mohan, B. K., & Harinadh, T. (2025, June). Analysing User Perceptions of Trust in Financial Systems Using Explainable AI. In 2025 Second International Conference on Networks and Soft Computing (ICNSoC) (pp. 26-30). IEEE.