2012. Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process . International Journal of Information and Electronics Engineering. 2, 6 (Dec. 2012), 944–947.