[1]
2013. Design of Halt-Mode and Monitoring-Mode On-Chip Debugger 2G for Core-A . International Journal of Information and Electronics Engineering. 3, 3 (May 2013), 324–328.