2026. An Optimized RISC Core Architecture Employing Vedic Mathematics for Low-Power Applications. International Journal of Information and Electronics Engineering. 16, 2 (Jun. 2026), 496–503. DOI:https://doi.org/10.48047/73t9w642.