Design of Halt-Mode and Monitoring-Mode On-Chip Debugger 2G for Core-A . IJIEE 2013, 3 (3), 324-328.