Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process . IJIEE. 2012;2(6):944-947. Accessed August 27, 2026. https://www.ijiee.org/index.php/ijiee/article/view/512