A New Hybrid 16-Bit16-Bit Multiplier Architecture by m:2 and m:3 Compressors. IJIEE. 2016;6(2):79-83. Accessed May 19, 2026. https://www.ijiee.org/index.php/ijiee/article/view/316