A New Hybrid 16-Bit16-Bit Multiplier Architecture by m:2 and m:3 Compressors. (2016). International Journal of Information and Electronics Engineering, 6(2), 79-83. https://www.ijiee.org/index.php/ijiee/article/view/316