An Optimized RISC Core Architecture Employing Vedic Mathematics for Low-Power Applications. (2026). International Journal of Information and Electronics Engineering, 16(2), 496-503. https://doi.org/10.48047/73t9w642