“Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process ”. 2012. International Journal of Information and Electronics Engineering 2 (6): 944-47. https://www.ijiee.org/index.php/ijiee/article/view/512.