“High-Speed Designed Area-Efficient Vlsi Architecture Of Three -Operand Binary Adder”. 2026. International Journal of Information and Electronics Engineering 16 (2): 162-68. https://doi.org/10.48047/yxvfap86.