“Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process ” (2012) International Journal of Information and Electronics Engineering, 2(6), pp. 944–947. Available at: https://www.ijiee.org/index.php/ijiee/article/view/512 (Accessed: 28 August 2026).