“Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process ”, IJIEE, vol. 2, no. 6, pp. 944–947, Dec. 2012, Accessed: Aug. 27, 2026. [Online]. Available: https://www.ijiee.org/index.php/ijiee/article/view/512