“ A New Hybrid 16-Bit16-Bit Multiplier Architecture by m:2 and m:3 Compressors”, IJIEE, vol. 6, no. 2, pp. 79–83, Mar. 2016, Accessed: May 19, 2026. [Online]. Available: https://www.ijiee.org/index.php/ijiee/article/view/316