“Design and Analysis of Low Power and High Speed Dynamic Latch Comparator in 0.18 µm CMOS Process ”. International Journal of Information and Electronics Engineering, vol. 2, no. 6, Dec. 2012, pp. 944-7, https://www.ijiee.org/index.php/ijiee/article/view/512.