“ A New Hybrid 16-Bit16-Bit Multiplier Architecture by m:2 and m:3 Compressors”. International Journal of Information and Electronics Engineering, vol. 6, no. 2, Mar. 2016, pp. 79-83, https://www.ijiee.org/index.php/ijiee/article/view/316.