“High-Speed Designed Area-Efficient Vlsi Architecture Of Three -Operand Binary Adder”. International Journal of Information and Electronics Engineering, vol. 16, no. 2, May 2026, pp. 162-8, https://doi.org/10.48047/yxvfap86.