“An Optimized RISC Core Architecture Employing Vedic Mathematics for Low-Power Applications”. International Journal of Information and Electronics Engineering, vol. 16, no. 2, June 2026, pp. 496-03, https://doi.org/10.48047/73t9w642.