“High-Speed Designed Area-Efficient Vlsi Architecture Of Three -Operand Binary Adder”. International Journal of Information and Electronics Engineering 16, no. 2 (May 1, 2026): 162–168. Accessed May 2, 2026. https://www.ijiee.org/index.php/ijiee/article/view/1122.