A New Hybrid 16-Bit16-Bit Multiplier Architecture by m:2 and m:3 Compressors. IJIEE [Internet]. 2016 Mar. 17 [cited 2026 May 19];6(2):79-83. Available from: https://www.ijiee.org/index.php/ijiee/article/view/316