High-Speed Designed Area-Efficient Vlsi Architecture Of Three -Operand Binary Adder. IJIEE [Internet]. 2026 May 1 [cited 2026 May 2];16(2):162-8. Available from: https://www.ijiee.org/index.php/ijiee/article/view/1122