High Performance Multiply-Accumulate Unit By Integrating Additions And Accumulations Into Partial Product Reduction Process
DOI:
https://doi.org/10.48047/0v77wf03Keywords:
Multiply-Accumulate (MAC), Partial Product Reduction, Booth Encoding, VLSI, DSP, Neural Networks, Verilog HDL.Abstract
The multiply–accumulate (MAC) unit is a fundamental computational block widely used in digital signal processing (DSP), artificial neural networks (ANNs), and modern high-performance computing systems. The efficiency of these systems heavily depends on the speed, area, and power consumption of the MAC unit. Conventional MAC architectures typically implement multiplication and accumulation as separate operations, which introduces additional delay due to intermediate additions and carry propagation, thereby affecting overall system performance.
Downloads
Downloads
Published
Issue
Section
License
You are free to:
- Share — copy and redistribute the material in any medium or format for any purpose, even commercially.
- Adapt — remix, transform, and build upon the material for any purpose, even commercially.
- The licensor cannot revoke these freedoms as long as you follow the license terms.
Under the following terms:
- Attribution — You must give appropriate credit , provide a link to the license, and indicate if changes were made . You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- No additional restrictions — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.
Notices:
You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation .
No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.
