Return to Article Details A New Hybrid 16-Bit16-Bit Multiplier Architecture by m:2 and m:3 Compressors Download Download PDF