“Design of Halt-Mode and Monitoring-Mode On-Chip Debugger 2G for Core-A ”. 2013. International Journal of Information and Electronics Engineering 3 (3): 324-28. https://www.ijiee.org/index.php/ijiee/article/view/691.