“Design of Halt-Mode and Monitoring-Mode On-Chip Debugger 2G for Core-A ”, IJIEE, vol. 3, no. 3, pp. 324–328, May 2013, Accessed: Aug. 26, 2026. [Online]. Available: https://www.ijiee.org/index.php/ijiee/article/view/691