“Design of Halt-Mode and Monitoring-Mode On-Chip Debugger 2G for Core-A ”. International Journal of Information and Electronics Engineering, vol. 3, no. 3, May 2013, pp. 324-8, https://www.ijiee.org/index.php/ijiee/article/view/691.