“Design of a Modified Gabor Filter With Vedic Multipliers Using Verilog HDL”. International Journal of Information and Electronics Engineering, vol. 5, no. 5, Sept. 2015, pp. 361-5, https://www.ijiee.org/index.php/ijiee/article/view/444.