“Design of Halt-Mode and Monitoring-Mode On-Chip Debugger 2G for Core-A ”. International Journal of Information and Electronics Engineering 3, no. 3 (May 15, 2013): 324–328. Accessed August 26, 2026. https://www.ijiee.org/index.php/ijiee/article/view/691.