“Design of a Modified Gabor Filter With Vedic Multipliers Using Verilog HDL”. International Journal of Information and Electronics Engineering 5, no. 5 (September 6, 2015): 361–365. Accessed August 28, 2026. https://www.ijiee.org/index.php/ijiee/article/view/444.