“An Optimized RISC Core Architecture Employing Vedic Mathematics for Low-Power Applications”. International Journal of Information and Electronics Engineering 16, no. 2 (June 6, 2026): 496–503. Accessed June 6, 2026. https://www.ijiee.org/index.php/ijiee/article/view/1174.