1.
Design of Halt-Mode and Monitoring-Mode On-Chip Debugger 2G for Core-A . IJIEE [Internet]. 2013 May 15 [cited 2026 Aug. 26];3(3):324-8. Available from: https://www.ijiee.org/index.php/ijiee/article/view/691