1.
Design of a Modified Gabor Filter with Vedic Multipliers Using Verilog HDL. IJIEE [Internet]. 2015 Sep. 6 [cited 2026 Aug. 28];5(5):361-5. Available from: https://www.ijiee.org/index.php/ijiee/article/view/444