Photolithographically Fabricated Sub-100 nm Silicon Slot Waveguide

Authors

  • Huijuan Zhang, Shiyi Chen, Junfeng Song, Haifeng Zhou, Chao Li, Ming Bin Yu, and Guo-Qiang Lo Author

Keywords:

Optical device, slot waveguide, CMOS-compatible fabrication, silicon photonics.

Abstract

We propose a novel two-layer lithography method to fabricate sub-100nm slot using complementary-symmetry metal–oxide–semiconductor (CMOS) compatible processes. The slot waveguide is originally patterned using deep-UV photolithography (248nm) that has a resolution limit of 200 nm. A sacrificial etching technique is then employed to facilitate the nanoscale slot fabrication by film deposition and etching back. Sub-100 nm slot dimensions are successfully achieved in fabrication. The waveguides in the rest of devices are then patterned and obtained as per normal. By separating the lithography process into two-steps (one for slot and one for
waveguide), we are able to fabricate 60nm slot with a high yield and throughput without interfering the device design. The presented technique is very useful for wide applications of slot waveguide, especially non-linear optics and modulator. 

Downloads

Download data is not yet available.

Downloads

Published

01.12.2012

How to Cite

Photolithographically Fabricated Sub-100 nm Silicon Slot Waveguide . (2012). International Journal of Information and Electronics Engineering, 2(6), 859-861. http://www.ijiee.org/index.php/ijiee/article/view/486